參數(shù)資料
型號： PSD411A1-15LI
英文描述： -60V 100kRad Hi-Rel Single P-Channel TID Hardened MOSFET in a SMD-0.5 package; Similar to IRHNJ597034 with optional Total Dose Rating of 300kRads
中文描述： 現(xiàn)場可編程外圍
文件頁數(shù)： 20/123頁
文件大?。?/td> 657K
代理商： PSD411A1-15LI
PSD4XX Famly
17
9.1.1.4 Port B Macrocell Structure
Figure 7 shows the PB Macrocell block, which consists of 8 identical macrocells. Each
macrocell output can be connected to its own I/O pin on Port B. The two inputs, CLKIN and
MACRO-RST, are used as clock and clear inputs to all the macrocells. The CLKIN comes
directly from the CLKIN input pin. The MACRO-RST is the same as the Reset input pin
except it is user configurable.
The circuit of a PB Macrocell is shown in Figure 8. There are 10 product terms from the
GPLDs AND ARRAY as inputs to the macrocell. Users can select the polarity of the output,
and configure the macrocell to operate as:
J
Registered Output
Select output from D flip flop.
J
Combinatorial Output
Select output from OR gate.
J
GPLD Input
Use Port B pin as dedicated input.
J
GPLD Output
Use Port B pin as dedicated output.
J
GPLD I/O
Use Port B pin as bidirectional pin.
J
Macrocell Feedback
Register feedback for state machine implementations or expander feedback from the
combinatorial output, to possibly expand the number of product terms available to
another macrocell.
In case of "Buried Feedback", where the output of the macrocell is not connected to
a Port B pin, Port B can be configured to perform other user defined I/O functions.
Each D flip flop in the macrocells has its own dedicated asynchronous clear, preset and
clock input. The signals are defined as follow:
J
PRESET
Active only if defined by a product term (PBi.PR)
J
CLEAR
Two selectable inputs: Reset input and/or user defined product term (PBi.RE)
J
CLK
Two selectable inputs – CLKIN input or user defined product term (PBi.CLK).
The macrocell is operated in Synchronous Mode if the clock input is CLKIN, and is in
Asynchronous Mode if the clock is a product-term clock defined by the user.
Figure 9 shows the input/output path of a PB macrocell to the Port pin with which it is
associated. If the Port pin is specified as a PB output pin in the PSDsoft, the MUX in the I/O
Port Cell selects the PB Macrocell as an output of the Port pin. The output enable signal to
the buffer in the I/O cell can be controlled by a product term from the AND Array.
If the Port pin is specified as a ZPLD input pin, the MUX in the PB Macrocell selects the
Port input signal to be one of the 61 signals in the ZPLD Input Bus.
9.0
The PSD4XX
Architecture
(cont.)
相關(guān)PDF資料
PDF描述
PSD411A1-15U 400V 100kRad Hi-Rel Single N-Channel SEE Hardened MOSFET in a TO-205AF package; A IRHF7310SE with Standard Packaging
PSD411A1-15UI 250V 100kRad Hi-Rel Single N-Channel SEE Hardened MOSFET in a TO-205AF package; JANS Certified Part Number
PSD411A1-20J 250V 100kRad Hi-Rel Single N-Channel SEE Hardened MOSFET in a SMD-2 package; JANS Certified device. Equivalent to IR Part Number IRHNA57264SE
PSD411A1-20JI -30V 100kRad Hi-Rel Single P-Channel TID Hardened MOSFET in a SMD-2 package; A IRHNA597Z60 with Standard Packaging
PSD411A1-20LI 200V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a Low-Ohmic TO-257AA package; Similar to IRHYB67230CM with optional Total Dose Rating of 300kRads
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD411A1-15U 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD411A1-15UI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD411A1-20J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD411A1-20JI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD411A1-20LI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*