參數(shù)資料
型號(hào): PSD411A2
廠商: 意法半導(dǎo)體
英文描述: Low Cost Field Programmable Microcontroller Peripherals
中文描述: 低成本現(xiàn)場(chǎng)可編程微控制器外圍設(shè)備
文件頁數(shù): 25/123頁
文件大?。?/td> 657K
代理商: PSD411A2
PSD4XX Famly
22
The PSD4XX
Architecture
(cont.)
9.1.2 The PSD4XXA2 ZPLDBlock
Key Features
J
2 Embedded ZPLD devices
J
24 macrocells
J
Combinatorial/registered outputs
J
Maximum 126 product terms
J
Programmable output polarity
J
User configured register clear/preset
J
User configured register clock input
J
59 Inputs
J
Accessible via 24 I/O pins
J
Power Saving Mode
J
UV-Erasable
General Description
The ZPLD block has 2 embedded PLD devices:
J
DPLD
The Address Decoding PLD, generating select signals to internal I/O or memory blocks.
J
GPLD
The General Purpose PLD provides 24 programmable macrocells for general
or complex logic implementation; dedicated to user application.
Figure 11 shows the architecture of the ZPLD. The PLD devices all share the same
input bus. The true or complement of the 59 input signals are fed to the programmable
AND-ARRAY. Names and source of the input signals are shown in Table 4. The PA, PB, PE
signals, depending on user configuration, can either be macrocell feedbacks or inputs from
Port A, B or E.
相關(guān)PDF資料
PDF描述
PSD413A2 Low Cost Field Programmable Microcontroller Peripherals
PSD412A1-C-70U Low Cost Field Programmable Microcontroller Peripherals
PSD402A1-C-90JI Low Cost Field Programmable Microcontroller Peripherals
PSD412A1-C-90JI Low Cost Field Programmable Microcontroller Peripherals
PSD402A1-C-90UI Low Cost Field Programmable Microcontroller Peripherals
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD411A2-12J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD411A2-12JI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD411A2-12LI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD411A2-12U 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD411A2-12UI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral