參數(shù)資料
型號: PSD501B1
英文描述: PSD5XX/ZPSD5XX FAMILY FIELD-PROGRAMMABLE MICROCONTROLLER PERIPHERALS
中文描述: PSD5XX/ZPSD5XX家庭領(lǐng)域,可編程微控制器外設(shè)
文件頁數(shù): 2/153頁
文件大?。?/td> 1036K
代理商: PSD501B1
i
PSD5XX Famly
PSD5XX/ZPSD5XX
Field-Programmable Microcontroller Peripherals
Table of Contents
1
2
3
4
5
6
7
8
9
Introduction...........................................................................................................................................................1
Key Features ........................................................................................................................................................3
Notation ................................................................................................................................................................4
ZPSD Background................................................................................................................................................4
Integrated Power Management
TM
Operation........................................................................................................6
Design Flow..........................................................................................................................................................7
PSD5XX Family....................................................................................................................................................8
Table 2. PSD5XX Pin Descriptions......................................................................................................................9
The PSD5XX Architecture ..................................................................................................................................11
9.1 The ZPLD Block..........................................................................................................................................11
9.1.1 The DPLD.........................................................................................................................................14
9.1.2 The GPLD.........................................................................................................................................14
9.1.2.1
Por A Macrocell Structure..................................................................................................16
9.1.2.2
Port B Macrocell Structure.................................................................................................20
9.1.2.3
Port E Macrocell Structure.................................................................................................23
9.1.3 The PPLD.........................................................................................................................................26
9.1.4 The ZPLD Power Management........................................................................................................26
9.2 Bus Interface...............................................................................................................................................29
9.2.1 Bus Interface Configuration..............................................................................................................29
9.2.2 PSD5XX Interface to a Multiplexed Bus...........................................................................................29
9.2.3 PSD5XX Interface to Non-Multiplexed Bus......................................................................................30
9.2.4 Data Byte Enable..............................................................................................................................30
9.2.5 Optional Features.............................................................................................................................34
9.2.6 Bus Interface Examples....................................................................................................................34
9.3 I/O Ports......................................................................................................................................................39
9.3.1 Standard MCU I/O............................................................................................................................39
9.3.2 PLD I/O ...........................................................................................................................................39
9.3.3 Address Out......................................................................................................................................40
9.3.4 Address In ........................................................................................................................................40
9.3.5 Data Port ..........................................................................................................................................40
9.3.6 Special Function Out........................................................................................................................40
9.3.7 Alternate Function In ........................................................................................................................41
9.3.8 Peripheral I/O ...................................................................................................................................41
9.3.9 Open Drain Outputs..........................................................................................................................41
9.3.10 Port Registers...................................................................................................................................42
9.3.11 Port A – Functionality and Structure.................................................................................................45
9.3.12 Port B – Functionality and Structure.................................................................................................45
9.3.13 Port C and Port D – Functionality and Structure ..............................................................................48
9.3.14 Port E – Functionality and Structure.................................................................................................48
9.4 Memory Block.............................................................................................................................................52
9.4.1 EPROM ............................................................................................................................................52
9.4.2 SRAM...............................................................................................................................................52
9.4.3 Memory Select Map..........................................................................................................................52
9.4.4 Memory Select Map for 8031 Application.........................................................................................54
9.4.5 Peripheral I/O ...................................................................................................................................56
相關(guān)PDF資料
PDF描述
PSD502B1 60V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a TO-254AA package; Similar to IRHMB57064 with optional Total Dose Rating of 1000kRads
PSD511B1 PSD5XX/ZPSD5XX FAMILY FIELD-PROGRAMMABLE MICROCONTROLLER PERIPHERALS
PSD512B0 500V 100kRad Hi-Rel Single N-Channel SEE Hardened MOSFET in a TO-205AF package; A IRHF7430SE with Standard Packaging
PSD512B1 -100V 100kRad Hi-Rel Single P-Channel TID Hardened MOSFET in a SMD-2 package; Similar to IRHNA597160 with optional Total Dose Rating of 300kRads
PSD511B1-C-70U Low Cost Field Programmable Microcontroller Peripherals
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD501B1-12J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD501B1-12JI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD501B1-12LI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD501B1-12U 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD501B1-12UI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral