參數(shù)資料
型號: PSD511B1
英文描述: PSD5XX/ZPSD5XX FAMILY FIELD-PROGRAMMABLE MICROCONTROLLER PERIPHERALS
中文描述: PSD5XX/ZPSD5XX家庭領域,可編程微控制器外設
文件頁數(shù): 85/153頁
文件大?。?/td> 1036K
代理商: PSD511B1
PSD5XX Famly
82
Address
Ofset
Register Name
Address
Ofset
Register Name
+A8h
STATUS FLAGS
+A9h
GLOBAL COMMAND
+A7h
DLCY
+A4h
SOFTWARE LOAD/STORE
+A5h
FREEZE COMMAND
+A2h
CMD3
+A3h
CMD2
+A0h
CMD1
+A1h
CMD0
+9Eh
CNTR3
+9Fh
CNTR3
+9Ch
CNTR2
+9Dh
CNTR2
+9Ah
CNTR1
+9Bh
CNTR1
+98h
CNTR0
+99h
CNTR0
+96h
IMG3
+97h
IMG3
+94h
IMG2
+95h
IMG2
+92h
IMG1
+93h
IMG1
+90h
IMG0
+91h
IMG0
Table 23a. Ofset Address Map of Counter/Timer-Unit Registers
(For 16-Bit Motorola MCUs in 16-Bit Mode. If 8-Bit Mode is selected, use Table 23.)
Registers IMG0 through IMG3 are written to by the microcontroller to load the
Counter/Timers with required values in Waveform, Pulse and WatchDog mode only.
To retrieve the count or time in Event count or Time capture modes, Counter/Timers store
their values into IMG0 through IMG3.
Any access to the Image Registers must conform to the Freeze/Freeze Acknowledge
protocol, described later in the Freeze Command paragraph.
Counter/Timer
Registers
(Cont.)
相關PDF資料
PDF描述
PSD512B0 500V 100kRad Hi-Rel Single N-Channel SEE Hardened MOSFET in a TO-205AF package; A IRHF7430SE with Standard Packaging
PSD512B1 -100V 100kRad Hi-Rel Single P-Channel TID Hardened MOSFET in a SMD-2 package; Similar to IRHNA597160 with optional Total Dose Rating of 300kRads
PSD511B1-C-70U Low Cost Field Programmable Microcontroller Peripherals
PSD501B1-C-90JI Low Cost Field Programmable Microcontroller Peripherals
PSD511B1-C-90JI Low Cost Field Programmable Microcontroller Peripherals
相關代理商/技術參數(shù)
參數(shù)描述
PSD511B1-12J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD511B1-12JI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD511B1-12LI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD511B1-12U 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD511B1-12UI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral