參數(shù)資料
型號: PSD813F2A
廠商: 意法半導體
英文描述: Flash In-System Programmable(ISP) Peripherals For 8-bit MCUs(用于八位MCU的閃速在系統(tǒng)可編程外圍芯片)
中文描述: Flash在系統(tǒng)可編程(ISP)為周邊8位微控制器(用于八位微控制器的閃速在系統(tǒng)可編程外圍芯片)
文件頁數(shù): 35/103頁
文件大?。?/td> 1180K
代理商: PSD813F2A
35/103
PSD8XXF2/3/4/5
Product Term Allocator
The CPLD has a Product Term Allocator. The PS-
Dabel compiler uses the Product Term Allocator to
borrow and place product terms from one macro-
cell to another. The following list summarizes how
product terms are allocated:
I
McellAB0-McellAB7 all have three native
product terms and may borrow up to six more
I
McellBC0-McellBC3 all have four native product
terms and may borrow up to five more
I
McellBC4-McellBC7 all have four native product
terms and may borrow up to six more.
Each macrocell may only borrow product terms
from certain other macrocells. Product terms al-
ready in use by one macrocell are not available for
another macrocell.
If an equation requires more product terms than
are available to it, then “external” product terms
are required, which consume other Output Macro-
cells (OMC). If external product terms are used,
extra delay is added for the equation that required
the extra product terms.
This is called product term expansion. PSDsoft
Express performs this expansion as needed.
Loading and Reading the Output Macrocells
(OMC).
The Output Macrocells (OMC) block oc-
cupies a memory location in the MCU address
space, as defined by the CSIOP block (see the
section entitled “I/O PORTS”, on page 48). The
flip-flops in each of the 16 Output Macrocells
(OMC) can be loaded from the data bus by a MCU.
Loading the Output Macrocells (OMC) with data
from the MCU takes priority over internal func-
tions. As such, the preset, clear, and clock inputs
to the flip-flop can be overridden by the MCU. The
ability to load the flip-flops and read them back is
useful in such applications as loadable counters
and shift registers, mailboxes, and handshaking
protocols.
Data can be loaded to the Output Macrocells
(OMC) on the trailing edge of Write Strobe (WR,
CNTL0) (edge loading) or during the time that
Write Strobe (WR, CNTL0) is active (level load-
ing). The method of loading is specified in PSDsoft
Express Configuration.
相關PDF資料
PDF描述
PSD813F2V Flash In-System Programmable (ISP) Peripherals for8-bits MCUs, 3V
PSD813F2V-15J1T Flash In-System Programmable (ISP) Peripherals for8-bits MCUs, 3V
PSD833F2V Flash In-System Programmable (ISP) Peripherals for8-bits MCUs, 3V
PSD833F2V-15J1T Flash In-System Programmable (ISP) Peripherals for8-bits MCUs, 3V
PSD853F2V Flash In-System Programmable (ISP) Peripherals for8-bits MCUs, 3V
相關代理商/技術參數(shù)
參數(shù)描述
PSD813F2A-12J 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD813F2A-12JI 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD813F2A-12JIT 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD813F2A-12JT 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD813F2A-12M 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs