• <dd id="c6q12"><meter id="c6q12"></meter></dd>
    <form id="c6q12"></form>
    參數(shù)資料
    型號: PSD853220JIT
    廠商: 意法半導(dǎo)體
    英文描述: Flash In-System Programmable ISP Peripherals For 8-bit MCUs
    中文描述: Flash在系統(tǒng)可編程ISP的外設(shè)的8位微控制器
    文件頁數(shù): 6/110頁
    文件大?。?/td> 1737K
    代理商: PSD853220JIT
    PSD813F2, PSD833F2, PSD834F2, PSD853F2, PSD854F2
    6/110
    SUMMARY DESCRIPTION
    The PSD8XXFX family of memory systems for mi-
    crocontrollers (MCUs) brings In-System-Program-
    mability (ISP) to Flash memory and programmable
    logic. The result is a simple and flexible solution for
    embedded designs. PSD devices combine many
    of the peripheral functions found in MCU based
    applications.
    Table
    1
    summarizes all the devices in the
    PSD834F2, PSD853F2, PSD854F2.
    The CPLD in the PSD devices features an opti-
    mized macrocell logic architecture. The PSD mac-
    rocell was created to address the unique
    requirements of embedded system designs. It al-
    lows direct connection between the system ad-
    dress/data bus, and the internal PSD registers, to
    simplify communication between the MCU and
    other supporting devices.
    The PSD device includes a JTAG Serial Program-
    ming interface, to allow In-System Programming
    (ISP) of the
    entire device
    . This feature reduces de-
    velopment time, simplifies the manufacturing flow,
    and dramatically lowers the cost of field upgrades.
    Using ST’s special Fast-JTAG programming, a de-
    sign can be rapidly programmed into the PSD in as
    little as seven seconds.
    The innovative PSD8XXFX family solves key
    problems faced by designers when managing dis-
    crete Flash memory devices, such as:
    First-time In-System Programming (ISP)
    Complex address decoding
    Simultaneous read and write to the device.
    The JTAG Serial Interface block allows In-System
    Programming (ISP), and eliminates the need for
    an external Boot EPROM, or an external program-
    mer. To simplify Flash memory updates, program
    execution is performed from a secondary Flash
    memory while the primary Flash memory is being
    updated. This solution avoids the complicated
    hardware and software overhead necessary to im-
    plement IAP.
    ST makes available a software development tool,
    PSDsoft Express, that generates ANSI-C compli-
    ant code for use with your target MCU. This code
    allows you to manipulate the non-volatile memory
    (NVM) within the PSD. Code examples are also
    provided for:
    Flash memory IAP via the UART of the host
    MCU
    Memory paging to execute code across
    several PSD memory pages
    Loading, reading, and manipulation of PSD
    macrocells by the MCU.
    Table 1. Product Range
    Note: 1. All products support: JTAG serial ISP, MCU parallel ISP, ISP Flash memory, ISP CPLD, Security features, Power Management
    Unit (PMU), Automatic Power-down (APD)
    2. SRAM may be backed up using an external battery.
    Part Number
    (1)
    Primary Flash
    Memory
    (8 Sectors)
    Secondary
    Flash Memory
    4 Sectors)
    SRAM
    (2)
    I/O Ports
    Number of
    Macrocells
    Serial
    ISP
    JTAG/
    ISC Port
    Turbo
    Mode
    Input
    Output
    PSD813F2
    1 Mbit
    256 Kbit
    16 Kbit
    27
    24
    16
    yes
    yes
    PSD813F3
    1 Mbit
    none
    16 Kbit
    27
    24
    16
    yes
    yes
    PSD813F4
    1 Mbit
    256 Kbit
    none
    27
    24
    16
    yes
    yes
    PSD813F5
    1 Mbit
    none
    none
    27
    24
    16
    yes
    yes
    PSD833F2
    1 Mbit
    256 Kbit
    64 Kbit
    27
    24
    16
    yes
    yes
    PSD834F2
    2 Mbit
    256 Kbit
    64 Kbit
    27
    24
    16
    yes
    yes
    PSD853F2
    1 Mbit
    256 Kbit
    256 Kbit
    27
    24
    16
    yes
    yes
    PSD854F2
    2 Mbit
    256 Kbit
    256 Kbit
    27
    24
    16
    yes
    yes
    相關(guān)PDF資料
    PDF描述
    PSD8145V12JT Flash In-System Programmable ISP Peripherals For 8-bit MCUs
    PSD8145V12MIT Flash In-System Programmable ISP Peripherals For 8-bit MCUs
    PSD8145V12MT Flash In-System Programmable ISP Peripherals For 8-bit MCUs
    PSD8145V15JIT Flash In-System Programmable ISP Peripherals For 8-bit MCUs
    PSD8145V15JT Replaced by UC3903 : Precision Quad Supply and Line Monitor 18-SOIC 0 to 70
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    PSD853F2-70J 功能描述:SPLD - 簡單可編程邏輯器件 5.0V 1M 70ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
    PSD853F2-70M 功能描述:CPLD - 復(fù)雜可編程邏輯器件 5.0V 1M 70ns RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
    PSD853F2-90J 功能描述:CPLD - 復(fù)雜可編程邏輯器件 5.0V 1M 90ns RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
    PSD853F2-90JI 功能描述:CPLD - 復(fù)雜可編程邏輯器件 5.0V 1M 90ns RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
    PSD853F2-90M 功能描述:CPLD - 復(fù)雜可編程邏輯器件 5.0V 1M 90ns RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100