![](http://datasheet.mmic.net.cn/120000/PTH08T210WAZT_datasheet_3570794/PTH08T210WAZT_4.png)
ELECTRICAL CHARACTERISTICS
SLTS262I – OCTOBER 2005 – REVISED MARCH 2009 ................................................................................................................................................... www.ti.com
TA =25°C, VI = 12 V, VO = 3.3 V, CI = 470 F, CO = 470 F OS-CON, and IO = IO max (unless otherwise stated)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
25°C, natural convection
0
25
IO
Output current
A
60°C, 200 LFM
0
30
VI
Input voltage range
Over IO range
5.5
14
V
Output adjust range
Over IO range
0.7
3.6
V
Set-point voltage tolerance
±1 (1)
%Vo
Temperature variation
–40°C < TA < 85°C
±0.3
%Vo
VO
Line regulation
Over VI range
±4
mV
Load regulation
Over IO range
±7
mV
Total output variation
Includes set-point, line, load, –40°C
≤ TA ≤ 85°C
±1.5 (1)
%Vo
RSET = 1.62 k, VO = 3.3 V
93%
RSET = 5.23 k, VO = 2.5 V
91%
RSET = 12.7 k, VO = 1.8 V
89%
η
Efficiency
IO = 26 A
RSET = 19.6 k, VO = 1.5 V
89%
RSET = 35.7 k, VO = 1.2 V
87%
RSET = 63.4 k, VO = 1.0 V
84%
Open, VO = 0.7 V
80%
VO Ripple (peak-to-peak)
20-MHz bandwidth
25
mVPP
ILIM
Overcurrent threshold
Reset, followed by auto-recovery
55
A
ttr
w/o TurboTrans
Recovery time
50
s
CO = 470F
ΔVtr
VO over/undershoot
150
mV
ttr
w/o TurboTrans
Recovery time
50
s
2.5 A/s load step
Transient response
CO = 940F, Type C
50 to 100% IOmax
ΔVtr
VO over/undershoot
125
mV
ttrTT
w/ TurboTrans
Recovery time
50
s
CO = 940F, Type C
ΔVtrTT
VO over/undershoot
85
mV
IIL
Track input current (pin 14)
Pin to GND
–130(2)
A
dVtrack/dt
Track slew rate capability
CO ≤ CO (max)
1
V/ms
VI increasing
5
5.5
Adjustable Undervoltage
UVLOADJ
Pin 1 open
V
lockout (pin 1)
VI decreasing
4.1
Input high voltage (VIH)
Open(3)
V
Inhibit control (pin 1)
Input low voltage (VIL)
-0.2
0.6
Input low current (IIL)
125
A
Iin
Input standby current
Inhibit (pin 1) to GND, Track (pin 14) open
3
mA
f s
Switching frequency
Over VI and IO ranges
480
kHz
CI
External input capacitance
470 (4)
F
(1)
The set-point voltage tolerance is affected by the tolerance and stability of RSET. The stated limit is unconditionally met if RSET has a
tolerance of 1% with 100 ppm/C or better temperature stability.
(2)
A low-leakage (<100 nA), open-drain device, such as MOSFET or voltage supervisor IC, is recommended to control pin 14. The
open-circuit voltage is less than 5 Vdc.
(3)
This control pin has an internal pullup. If it is left open-circuit, the module operates when input power is applied. A small, low-leakage
(<100 nA) MOSFET is recommended for control. The open-circuit voltage is less than 5 Vdc. For additional information, see the related
application note.
(4)
A 470 F electrolytic input capacitor is required for proper operation. The capacitor must be rated for a minimum of 500 mA rms of ripple
current.
4
Copyright 2005–2009, Texas Instruments Incorporated