參數(shù)資料
型號: Q67126-C2088
英文描述: RF inductor, ceramic core, 2% tol, SMT, RoHS
中文描述: 集成電路釤CAN控制器
文件頁數(shù): 45/121頁
文件大小: 1000K
代理商: Q67126-C2088
Semiconductor Group
6-11
On-Chip Peripheral Components
C501
6.1.3.2 Port Loading and Interfacing
The output buffers of ports 1, 2 and 3 can drive TTL inputs directly. The maximum port load which
still guarantees correct logic output levels can be looked up in the C501 DC characteristics in
chapter 10
. The corresponding parameters are
V
OL
and
V
OH
.
The same applies to port 0 output buffers. They do, however, require external pullups to drive
floating inputs, except when being used as the address/data bus.
When used as inputs it must be noted that the ports 1, 2 and 3 are not floating but have internal
pullup transistors. The driving devices must be capable of sinking a sufficient current if a logic low
level shall be applied to the port pin (the parameters
I
TL
and
I
IL
in the C501 DC characteristics
specify these currents). Port 0 has floating inputs when used for digital input.
6.1.3.3
Read-Modify-Write Feature of Ports 1,2 and 3
Some port-reading instructions read the latch and others read the pin. The instructions reading the
latch rather than the pin read a value, possibly change it, and then rewrite it to the latch. These are
called “read-modify-write”- instructions, which are listed in
table 6-5
. If the destination is a port or a
port pin, these instructions read the latch rather than the pin. Note that all other instructions which
can be used to read a port, exclusively read the port pin. In any case, reading from latch or pin,
respectively, is performed by reading the SFR P0, P1, P2 and P3; for example, “MOV A, P3” reads
the value from port 3 pins, while “ANL P3, #0AAH” reads from the latch, modifies the value and
writes it back to the latch.
It is not obvious that the last three instructions in
table 6-5
are read-modify-write instructions, but
they are. The reason is that they read the port byte, all 8 bits, modify the addressed bit, then write
the complete byte back to the latch.
相關(guān)PDF資料
PDF描述
Q67127-C2036SAB-C161R1-L16M IC-SM-16 BIT CPU
Q67120-C2200 16-Bit Single-Chip Microcontroller Bare Die Delivery
Q67120-C1054 High Speed CMOS Logic Triple 3-Input NOR Gates 14-SOIC -55 to 125
Q67120-C1056 High Speed CMOS Logic Triple 3-Input NOR Gates 14-SOIC -55 to 125
Q67120-C2002 High Speed CMOS Logic Octal D-Type Flip-Flops with Reset 20-SOIC -55 to 125
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
Q67127-C1009 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller
Q67127-C1014 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller
Q67127-C1030 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller
Q67127-C1031 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller
Q67127-C1032 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller