- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296935 > QL1P100-6PU86M (QUICKLOGIC CORP) FPGA, 640 CLBS, 100000 GATES, PBGA86 PDF資料下載
參數(shù)資料
| 型號： | QL1P100-6PU86M |
| 廠商： | QUICKLOGIC CORP |
| 元件分類： | FPGA |
| 英文描述： | FPGA, 640 CLBS, 100000 GATES, PBGA86 |
| 封裝： | 6 X 6 MM, 1.20 MMHEIGHT, 0.50 MM PITCH, TFBGA-86 |
| 文件頁數(shù)： | 31/44頁 |
| 文件大?。?/td> | 1101K |
| 代理商： | QL1P100-6PU86M |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
2010 QuickLogic Corporation
QuickLogic PolarPro Device Data Sheet — 86-Pin TFBGA QL1P100 Rev. G
37
Power-Up Sequencing
Figure 31: Power-Up Sequencing
Figure 31 shows an example where all VCCIO = 3.3 V. When powering up a PolarPro device, VCC, VCCIO
rails must take 10 s or longer to reach the maximum value (refer to Figure 31). Ramping VCC and VCCIO
faster than 10 s can cause the device to behave improperly
.
It is also important to ensure VCCIO and VLP are within 500 mV of VCC when ramping up the power
supplies. In the case where VCCIO or VLP are greater than VCC by more than 500 mV an additional current
draw can occur as VCC passes its threshold voltage. In a case where VCC is greater than VCCIO by more
than 500 mV the protection diodes between the power supplies become forward biased. If this occurs then
there will be an additional current load on the power supply. Having the diodes on can cause a reliability
problem, since it can wear out the diodes and subsequently damage the internal transistors. As noted in the
VLP section, during the transition from VLP mode to normal operation, the VLP pin can draw up to 1.5 mA.
Consequently, if using a pull-up resistor, use a pull-up resistor with a value that is less than 2 K
.
Programming Stipulation
For PolarPro devices to correctly program, there must not be any race conditions or internally generated free-
running oscillators in the design. This will cause an ICC programming failure during the programming process.
QuickLogic cannot guarantee the operation of any device that fails programming. Therefore, race conditions
and free-running oscillators must be removed from designs so that PolarPro devices can correctly pass
programming.
Vo
ltag
e
V
CCIO ,VLP
V
CC
|V
CCIO - VCC| MAX
Time
10 us
V
CC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| QL1P100-6PUN86C | FPGA, 640 CLBS, 100000 GATES, PBGA86 |
| QL1P100-6PUN86I | FPGA, 640 CLBS, 100000 GATES, PBGA86 |
| QL1P100-6PUN86M | FPGA, 640 CLBS, 100000 GATES, PBGA86 |
| QL1P100-7PU86C | FPGA, 640 CLBS, 100000 GATES, PBGA86 |
| QL1P100-7PU86I | FPGA, 640 CLBS, 100000 GATES, PBGA86 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QL-1RED | 制造商:Panduit Corp 功能描述: |
| QL-1WHT | 制造商:Panduit Corp 功能描述: |
| QL-1YEL | 制造商:Panduit Corp 功能描述:B-SI |
| QL2003 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:3.3V and 5.0V pASIC-R 2 FPGA Combining Speed, Density, Low Cost and Flexibility |
| QL2003-0PF100C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
發(fā)布緊急采購，3分鐘左右您將得到回復。