- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361290 > QL4036 (QuickLogic Corp.) QuickRAM Combining Performance, Density and Embedded RAM(性能、密度和嵌入式相結(jié)合的QuickRAM系列) PDF資料下載
參數(shù)資料
| 型號： | QL4036 |
| 廠商： | QuickLogic Corp. |
| 英文描述： | QuickRAM Combining Performance, Density and Embedded RAM(性能、密度和嵌入式相結(jié)合的QuickRAM系列) |
| 中文描述： | QuickRAM結(jié)合性能，密度和嵌入式內(nèi)存（性能，密度和嵌入式相結(jié)合的QuickRAM系列） |
| 文件頁數(shù)： | 1/12頁 |
| 文件大?。?/td> | 199K |
| 代理商： | QL4036 |
6-31
QL4036 Rev F
36,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density, and Embedded RAM
QL4036 - QuickRAM
TM
QL4036 - QuickRAM
Device Highlights
High Performance & High Density
I
36,000 Usable PLD Gates with 204 I/Os
I
300 MHz 16-bit Counters, 400 MHz Datapaths,
160+ MHz FIFOs
I
0.35
μ
m four-layer metal non-volatile CMOS process for
smallest die sizes
High Speed Embedded SRAM
I
14 dual-port RAM modules, organized in user-config-
urable 1,152 bit blocks
I
5ns access times, each port independently accessible
I
Fast and effecient for FIFO, RAM, and ROM functions
Easy to Use / Fast Development Cycles
I
100% routable with 100% utilization and complete
pin-out stability
I
Variable-grain logic cells provide high performance and
100% utilization
I
Comprehensive design tools include high quality
Verilog/VHDL synthesis
Advanced I/O Capabilities
I
Interfaces with both 3.3V and 5.0V devices
I
PCI compliant with 3.3V and 5.0V busses for -1/-2/-3/-4
speed grades
I
Full JTAG boundary scan
I
Registered I/O cells with individually controlled clocks and
output enables
D
EVICE
H
IGHLIGHTS
FIGURE 1. QuickRAM Block Diagram
Architecture Overview
The QuickRAM family of ESPs (Embedded Standard
Products) offers FPGA logic in combination with Dual-
Port SRAM modules. The QL4036 is a 36,000
usable PLD gate member of the QuickRAM family of
ESPs. QuickRAM ESPs are fabricated on a 0.35mm
four-layer metal process using QuickLogic’s patented
ViaLink
TM
technology to provide a unique combina-
tion of high performance, high density, low cost, and
extreme ease-of-use.
The QL4036 contains 672 logic cells and 14 dual
port RAM modules (see Figure 1). Each RAM module
has 1,152 RAM bits, for a total of 16,128 bits. RAM
Modules are Dual Port (one read port, one write port)
and can be configured into one of four modes: 64
(deep) x18 (wide), 128x9, 256x4, or 512x2 (see Fig-
ure 2). With a maximum of 204 I/Os, the QL4036 is
available in 144-pin TQFP, 208-pin PQFP and 256-
pin PBGA packages.
Designers can cascade multiple RAM modules to
increase the depth or width allowed in single modules
by connecting corresponding address lines together
and dividing the words between modules (see Figure
3). This approach allows up to 512-deep configura-
tions as large as 16 bits wide in the smallest Quick-
RAM device and 44 bits wide in the largest device.
14 RAM
Blocks
}
672
High Speed
Logic Cells
Interface
A
RCHITECTURE
O
VERVIEW
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| QL4058-0PB456C | Field Programmable Gate Array (FPGA) |
| QL4058-0PB456I | 58000 usable PLD gate quickRAM ESP combining performance，Density and Embedded RAM |
| QL4058-0PQ208C | Field Programmable Gate Array (FPGA) |
| QL4058-0PQ208I | 58000 usable PLD gate quickRAM ESP combining performance，Density and Embedded RAM |
| QL4058-0PQ240C | Field Programmable Gate Array (FPGA) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QL4036-0CF100M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
| QL4036-0CF100M/883 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
| QL4036-0CF208M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
| QL4036-0CF208M/883 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
| QL4036-0CG144M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。