參數(shù)資料
型號: QL4036
廠商: QuickLogic Corp.
英文描述: QuickRAM Combining Performance, Density and Embedded RAM(性能、密度和嵌入式相結(jié)合的QuickRAM系列)
中文描述: QuickRAM結(jié)合性能,密度和嵌入式內(nèi)存(性能,密度和嵌入式相結(jié)合的QuickRAM系列)
文件頁數(shù): 9/12頁
文件大小: 199K
代理商: QL4036
6-39
QL4036 - QuickRAM
TM
AC CHARACTERISTICS at VCC = 3.3V, TA = 25
°
C (K = 1.00)
(To calculate delays, multiply the appropriate K factor in the "Operating Range" section by the following numbers.)
Logic Cells
RAM Cell Synchronous Write Timing
Notes:
[5]Stated timing for worst case Propagation Delay over process variation at VCC=3.3V and TA=25
°
C. Multiply by
the appropriate Delay Factor, K, for speed grade, voltage and temperature settings as specified in the Operating
Range.
[6]These limits are derived from a representative selection of the slowest paths through the QuickRAM logic cell
including typical net delays. Worst case delay values for specific paths should be determined from timing anal-
ysis of your particular design.
Symbol
Parameter
Propagation Delays (ns)
Fanout
[5]
2
1.7
1.9
1.7
1.7
0.0
0.0
1.0
1.2
1.2
1.2
1.2
1.2
1.3
1.5
1.1
1.3
1.9
1.9
1.8
1.8
1
3
4
8
tPD
tSU
tH
tCLK
tCWHI
tCWLO
tSET
tRESET
tSW
tRW
Combinatorial Delay [6]
Setup Time [6]
Hold Time
Clock to Q Delay
Clock High Time
Clock Low Time
Set Delay
Reset Delay
Set Width
Reset Width
1.4
1.7
0.0
0.7
1.2
1.2
1.0
0.8
1.9
1.8
2.2
1.7
0.0
1.5
1.2
1.2
1.8
1.6
1.9
1.8
3.2
1.7
0.0
2.5
1.2
1.2
2.8
2.6
1.9
1.8
Symbol
Parameter
Propagation Delays (ns)
Fanout
2
1.0
1.0
0.0
0.0
1.0
1.0
0.0
0.0
1.0
1.0
0.0
0.0
5.3
5.6
1
3
4
8
TSWA
THWA
TSWD
THWD
TSWE
THWE
TWCRD
WA Setup Time to WCLK
WA Hold Time to WCLK
WD Setup Time to WCLK
WD Hold Time to WCLK
WE Setup Time to WCLK
WE Hold Time to WCLK
WCLK to RD (WA=RA) [5]
1.0
0.0
1.0
0.0
1.0
0.0
5.0
1.0
0.0
1.0
0.0
1.0
0.0
5.9
1.0
0.0
1.0
0.0
1.0
0.0
7.1
相關(guān)PDF資料
PDF描述
QL4058-0PB456C Field Programmable Gate Array (FPGA)
QL4058-0PB456I 58000 usable PLD gate quickRAM ESP combining performance,Density and Embedded RAM
QL4058-0PQ208C Field Programmable Gate Array (FPGA)
QL4058-0PQ208I 58000 usable PLD gate quickRAM ESP combining performance,Density and Embedded RAM
QL4058-0PQ240C Field Programmable Gate Array (FPGA)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
QL4036-0CF100M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM
QL4036-0CF100M/883 制造商:未知廠家 制造商全稱:未知廠家 功能描述:90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM
QL4036-0CF208M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM
QL4036-0CF208M/883 制造商:未知廠家 制造商全稱:未知廠家 功能描述:90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM
QL4036-0CG144M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM