- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361315 > QS5917T-70TJ (INTEGRATED DEVICE TECHNOLOGY INC) LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER PDF資料下載
參數(shù)資料
| 型號： | QS5917T-70TJ |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER |
| 中文描述： | 5917 SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁數(shù)： | 4/7頁 |
| 文件大?。?/td> | 62K |
| 代理商： | QS5917T-70TJ |
INDUSTRIAL TEMPERATURE RANGE
4
QS5917T
LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
FREQUENCY SELECTION TABLE
SYNC (MHz)
(allowable range)
Min.
14
28
28
56
7
14
14
Output Used for
Feedback
Q/2
Q
0
-Q
4
Q
5
2xQ
Q/2
Q
0
-Q
4
Q
5
Output Frequency Relationships
Q
5
– SYNC X 2
– SYNC
SYNC
– SYNC / 2
– SYNC X 2
– SYNC
SYNC
FREQ_SEL
1
1
1
1
0
0
0
Max
F
2XQ
/
4
F
2XQ
/
2
F
2XQ
/
2
F
2XQ (1)
F
2XQ
/
8
F
2XQ
/
4
F
2XQ
/
4
Q/
2
SYNC
SYNC / 2
– SYNC / 2
SYNC / 4
SYNC
SYNC / 2
– SYNC / 2
Q Outputs
SYNC X 2
SYNC
– SYNC
SYNC / 2
SYNC X 2
SYNC
– SYNC
2XQ
SYNC X 4
SYNC X 2
– SYNC X 2
SYNC
SYNC X 4
SYNC X 2
– SYNC X 2
0
2xQ
28
F
2XQ
/
2
SYNC / 4
– SYNC / 2
SYNC / 2
SYNC
NOTE:
1. For the –132 speed grade, maximuminput frequency is restricted to 100MHz.
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
V
IH
Input HIGH Voltage Level
Guaranteed Logic HIGH level
2
—
—
V
V
IL
V
OH
Input LOW Voltage Level
Output HIGH Voltage
Guaranteed Logic LOW level
V
DD
= Min., I
OH
=
24mA
(1)
V
DD
= Min., I
OH
=
100
μ
A
V
DD
= Min., I
OL
= 24mA
(1)
V
DD
= Min., I
OL
= 100
μ
A
V
OUT
= V
DD
or GND, V
DD
= Max.
V
IN
= AV
DD
or GND, AV
DD
= Max.
—
2.4
3
—
—
—
—
—
—
—
—
—
—
—
0.9
—
—
0.55
0.2
±5
±5
V
V
V
OL
Output LOW Voltage
V
I
OZ
I
IN
Output Leakage Current
Input Leakage Current
μ
A
μ
A
DC ELECTRICAL CHARACTERISTICS OV ER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Industrial: T
A
= –40°C to +85°C, A
VDD
/V
DD
= 5V ± 5%
NOTE
:
1. I
OL
and I
OH
are 12mA and –12mA, respectively, for the LOCK output.
POWER SUPPLY CHARACTERISTICS
Symbol
Parameter
Test Conditions
(1)
Typ.
Max.
Unit
I
CC
Input Power Supply Current per TTL Input HIGH
(2)
V
DD
= Max., V
IN
= 3.4V
V
DD
= Max
0.4
1.5
mA
I
CCD
Dynamc Power Supply Current
—
0.4
mA/MHz
NOTES:
1. For conditions shown as Mn. or Max., use the appropriate values specified under DC Electrical Characteristics.
2. This specification does not apply to the PLL_EN input.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| QS5917T-70TQ | LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER |
| QS5919-55TQX | Eight Distributed-Output Clock Driver |
| QS5919-70TJ | Eight Distributed-Output Clock Driver |
| QS5919-70TJX | Eight Distributed-Output Clock Driver |
| QS5919-70TQ | Eight Distributed-Output Clock Driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QS5917T-70TJ8 | 制造商:Integrated Device Technology Inc 功能描述:CLK DRVR PLL, FILTER PLCC28 - Tape and Reel |
| QS5917T-70TJG | 制造商:IDT from Components Direct 功能描述:IDT QS5917T-70TJG PLL - Rail/Tube 制造商:Integrated Device Technology Inc 功能描述:PLL CLOCK DRVR SGL 28PLCC - Rail/Tube 制造商:IDT 功能描述:IDT QS5917T-70TJG PLL |
| QS5917T-70TJG8 | 制造商:Integrated Device Technology Inc 功能描述:CLK DRVR PLL, FILTER. PLCC28 GREEN - Tape and Reel |
| QS5917T-70TQ | 制造商:Integrated Device Technology Inc 功能描述:PLL CLOCK DRVR SGL 28QSOP - Rail/Tube |
| QS5917T-70TQ8 | 制造商:Integrated Device Technology Inc 功能描述:CLK DRVR PLL, FILTER - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。