- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄230913 > RDC-19220-102 (DATA DEVICE CORP) SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDIP40 PDF資料下載
參數(shù)資料
| 型號： | RDC-19220-102 |
| 廠商： | DATA DEVICE CORP |
| 元件分類： | 位置變換器 |
| 英文描述： | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDIP40 |
| 封裝： | 2 X 0.600 INCH, 0.200 INCH HEIGHT, CERAMIC, DDIP-40 |
| 文件頁數(shù)： | 22/24頁 |
| 文件大?。?/td> | 1233K |
| 代理商： | RDC-19220-102 |
7
Data Device Corporation
www.ddc-web.com
RDC-19220 SERIES
V-12/08-0
bring it to 0 V. The output counts per second per volt input is there-
fore:
1
(Rv x 50 pF x 1.25)
As an example:
Calculate Rv for the maximum counting rate, at a VEL voltage
of 4 V.
For a 12-bit converter there are 212 or 4096 counts per rotation.
1,333,333/4096 = 325 rotations per second or 333,333 counts
per second per volt.
1
(333,333 x 50 pF x 1.25)
Rv =
= 48 k
The maximum rate capability of the RDC-19220 is set by Rs.
When Rs = 30 k it is nominally 1,333,333 counts/sec, which
equates to 325 rps (rotations per second). This is the absolute
maximum rate; it is recommended to only run at <90% of this
rate (as seen in TABLE 3), therefore the minimum Rv will be
limited to 55 k. The converter maximum tracking rate can be
increased 50% in the 16- and 14-bit modes and 100% in the 12-
and 10-bit modes by increasing the supply current from 12 to 15
mA (by using an Rc = 23 k), and by increasing the sampling
rate by changing Rs to 20 k for 16- and 14-bit resolution or to
15 k for 12- and 10-bit resolution (see TABLE 4).
The maximum carrier frequency can, in the same way, increase
from: 5 to 10 kHz in the 16-bit mode, 7 to 14 kHz in the 14-bit
mode, 11 to 32 kHz in the 12-bit mode, and 20 to 40 kHz in the
10-bit mode (see TABLE 5).
The maximum tracking rate and carrier frequency for full perfor-
mance are set by the power supply current control resistor (Rc)
per the following tables:
The carrier frequency should be 1/10, or less, of the sampling fre-
quency in order to have many samples per carrier cycle. The con-
verter will work with reduced quadrature rejection at a carrier fre-
quency up to 1/4 the sampling frequency. Carrier frequency should
be at least 3.5 times the BW in order to eliminate the chance of jit-
ter.
REDuCED POWER SuPPLY CuRRENTS
When Rs = 30 k (tracking rate is not being pushed), nominal power
supply current can be cut from 14 to 9 mA by setting Rc = 53 k.
TRANSFORMER ISOLATION
System requirements often include electrical isolation. There are
transformers available for reference and synchro/resolver signal
isolation. TABLE 6 includes a listing of the most common trans-
formers. The synchro/resolver transformers reduce the voltage
to 2 Vrms for a direct connection to the converter. See
FIguRES 5A, 5B, 5C and 5D for transformer layouts and sche-
matics, and FIguRE 6 for typical connections.
DC INPuTS
As noted in TABLE 1, the RD-19220/2/4 will accept DC inputs.
Operation from 0° to 180° or 180° to 359° only. This is due to
the possibility of a unstable false null. IE: 180° hang-up. This
180° hang-up is unstable and once the converter moves it will go
to the correct answer. In real world applications where an instan-
taneous 180° change are not possible the converter will always
be correct within 360°. The problem arises at power-up in real
systems. If the converter angle powers up at exactly 180° from
the applied input the converter will not move. This is very unlike-
ly although it is theoretically possible. This condition is most
often encountered during wrap around verification tests, simula-
tions or troubleshooting.
Set the REF input to DC by tying RH to +5V and RL to GND or
-5V.
Set the COS and SIN inputs such that max signal will be equal
to 1.8VDC. IE: For 90°, the SIN input will equal 1.8VDC. This will
keep the BW hysteresis consistant with AC operation.
Input offsets will affect accuracy. Verify the COS and SIN inputs
do not have DC offsets. If offsets are present , a differential op
amp configuration can be used to minimize differential offset
problems.
BIT output is undetermined during DC operation and should
not be used.
The Bandwidth value of the converter should be chosen based
on the rate of change of the system’s input amplitude variation,
and should be large enough so to minimize it’s effect on the
system dynamics. Note that if the bandwidth is too high the sys-
tem will be more susceptible to noise.
The accuracy of the converter using a DC input will be degrad-
ed from the rated accuracy. Consider the best case where the
input is single ended and no additional DC offsets are present
on the input converter - the accuracy will degrade by about 2 arc
minutes. IE:, If a part is rated at 2 arc minutes, a DC input will
degrade the accuracy to approximately 4 arc minutes.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RD-14592D1-234S | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, MDMA36 |
| RD-14592D1-242Q | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, MDMA36 |
| RD-14592D1-255 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, MDMA36 |
| RD-14592D1-264L | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, MDMA36 |
| RD-14597F1-175L | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDFP36 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RDC-19220-103 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LVDT/Resolver-to-Digital Converter |
| RDC19220-111 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Converter IC |
| RDC-19220-112 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LVDT/Resolver-to-Digital Converter |
| RDC-19220-113 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LVDT/Resolver-to-Digital Converter |
| RDC19220-121 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Converter IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。