- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373273 > RH80532NC033256 Microprocessor PDF資料下載
參數(shù)資料
| 型號： | RH80532NC033256 |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁數(shù)： | 49/93頁 |
| 文件大?。?/td> | 2353K |
| 代理商： | RH80532NC033256 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當(dāng)前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁
Mobile Intel
Pentium
4 Processor-M
250686-002
Datasheet
49
3.
System Bus Signal Quality Specifications
Source synchronous data transfer requires the clean reception of data signals and their associated
strobes. Ringing below receiver thresholds, non-monotonic signal edges, and excessive voltage
swing will adversely affect system timings. Ringback and signal non-monotinicity cannot be
tolerated since these phenomena may inadvertently advance receiver state machines. Excessive
signal swings (overshoot and undershoot) are detrimental to silicon gate oxide integrity, and can
cause device failure if absolute voltage limits are exceeded. Additionally, overshoot and
undershoot can cause timing degradation due to the build up of inter-symbol interference (ISI)
effects. For these reasons, it is important that the designer work to achieve a solution that provides
acceptable signal quality across all systematic variations encountered in volume manufacturing.
This section documents signal quality metrics used to derive topology and routing guidelines
through simulation and for interpreting results for signal quality measurements of actual designs.
The Mobile Intel Pentium 4 Processor-M
IBIS models should be used while performing signal
integrity simulations.
3.1
System Bus Clock (BCLK) Signal Quality Specifications
and Measurement Guidelines
Table 26
describes the signal quality specifications at the processor pads for the processor system
bus clock (BCLK) signals.
Figure 25
describes the signal quality waveform for the system bus
clock at the processor pads.
NOTES:
1. Unless otherwise noted, all specifications in this table apply to all Mobile Intel Pentium 4 Processor-M
frequencies.
2. The rising and falling edge ringback voltage specified is the minimum (rising) or maximum (falling) absolute
voltage the BCLK signal can dip back to after passing the V
IH
(rising) or V
IL
(falling) voltage limits. This
specification is an absolute value.
Table 26. BCLK Signal Quality Specifications
Parameter
Min
Max
Unit
Figure
Notes
1
BCLK[1:0] Overshoot
N/A
0.30
V
25
BCLK[1:0] Undershoot
N/A
0.30
V
25
BCLK[1:0] Ringback Margin
0.20
N/A
V
25
2
BCLK[1:0] Threshold Region
N/A
0.10
V
25
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RHE070 | Poly Switch PTC DEVICES |
| RHE1000 | Poly Switch PTC DEVICES |
| RHE1300 | Poly Switch PTC DEVICES |
| RHE1500 | Poly Switch PTC DEVICES |
| RHE400 | Poly Switch PTC DEVICES |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RH80532NC049256 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| RH80532NC049256S L8SB | 制造商:Intel 功能描述:INTEL CELERON PROCESSOR AVAILABLE AT 1.60 GHZ, 1.8 GHZ, 2.00 GHZ, 2.2 GHZ |
| RH80532NC049256S-L8SB | 制造商:Intel 功能描述:INTEL CELERON PROCESSOR AVAILABLE AT 1.60 GHZ, 1.8 GHZ, 2.00 GHZ, 2.2 GHZ |
| RH80532NC056256 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| RH80535GC0131M | 制造商:Rochester Electronics LLC 功能描述:MOBILE PENTIUM PROCESSOR M, 1.3MHZ, 1M, 1.35V, UFC-PGA - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。