參數(shù)資料
型號： RM7000-200T
廠商： PMC-SIERRA INC
元件分類： 微控制器/微處理器
英文描述： RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released
中文描述： 64-BIT, 200 MHz, RISC PROCESSOR, PBGA304
封裝： 31 X 31 MM, TBGA-304
文件頁數(shù)： 35/54頁
文件大小： 901K
代理商： RM7000-200T
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer
’
s Internal Use
Document ID: PMC-2002175, Issue 1
35
RM7000
Microprocessor with On-Chip Secondary Cache Datasheet
Released
Since the performance counter can be set up to count clock cycles, it can be used as either a) a
second timer or b) a watchdog interrupt. A watchdog interrupt can be used as an aid in debugging
system or software
“
hangs.
”
Typically the software is setup to periodically update the count so that
no interrupt will occur. When a hang occurs the interrupt ultimately triggers thereby breaking free
from the hang-up.
4.35 Interrupt Handling
In order to provide better real time interrupt handling, the RM7000 provides an extended set of
hardware interrupts each of which can be separately prioritized and separately vectored.
In addition to the six external interrupt pins available on the R4000 and R5000 family processors,
the RM7000 provides four more interrupt pins for a total of ten external interrupts.
As described above, the performance counter is also a hardware interrupt source,
INT[13]
. Also,
whereas the R4000 and R5000 family processors map the timer interrupt onto
INT[7]
, the
RM7000 provides a separate interrupt,
INT[12]
, for this purpose freeing
INT[7]
for use as a pure
external interrupt.
All of these interrupts,
INT[13..0]
, the Performance Counter, and the Timer, have corresponding
interrupt mask bits,
IM[13..0]
, and interrupt pending bits,
IP[13..0]
, in the Status, Interrupt
Control, and Cause registers. The bit assignments for the Interrupt Control and Cause registers are
shown in Table 11 and Table 12. The Status register has not changed from the RM5200 Family and
R5000, and is not shown.
The
IV
bit in the Cause register is the global enable bit for the enhanced interrupt features. If this
bit is clear then interrupt operation is compatible with the RM5200 Family and R5000. Although
not related to the interrupt mechanism, note that the
W1
and
W2
bits indicate which Watch register
caused a particular Watch exception.
In the Interrupt Control register, the interrupt vector spacing is controlled by the Spacing field as
described below. The
Interrupt Mask
field (
IM[15..8
])
contains the interrupt mask for interrupts
eight through thirteen.
IM[15..14]
are reserved for future use. The
Timer Exclusive
(
TE
) bit if set
moves the Timer interrupt to
INT[12]
. If clear, the Timer interrupt will be or
’
ed into
INT[7]
as on
the R5000.
The Interrupt Control register uses
IM13
to enable the Performance Counter Control.
Priority of the interrupts is set via two new coprocessor 0 registers called Interrupt Priority Level
Lo (IPLLO) and Interrupt Priority Level Hi (IPLHI).
相關(guān)PDF資料
PDF描述
RM7000-225S RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released
RM7000-250S RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released
RM7000-250T RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released
RM7000-263S RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released
RM7000-266T RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RM7000-250S 制造商:QED 功能描述:Microprocessor, 64 Bit, 304 Pin, Plastic, BGA
RM7000263S 制造商:QED 功能描述:*
RM7000-263S 制造商:QED 功能描述:Microprocessor, 64 Bit, 304 Pin, Plastic, BGA 制造商:Quantum Effect Design 功能描述:Microprocessor, 64 Bit, 304 Pin, Plastic, BGA
RM7000-266T 制造商:QED 功能描述:Microprocessor, 64 Bit, 304 Pin, Plastic, BGA
RM7000-300T 制造商:QED 功能描述: 制造商:QED 功能描述:Microprocessor, 64 Bit, 304 Pin, Plastic, BGA
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*