參數(shù)資料
型號(hào): RM7000-225S
廠商: PMC-Sierra, Inc.
英文描述: RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released
中文描述: RM7000⑩微處理器與片上二級(jí)高速緩存數(shù)據(jù)發(fā)布
文件頁(yè)數(shù): 9/54頁(yè)
文件大小: 901K
代理商: RM7000-225S
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer
s Internal Use
Document ID: PMC-2002175, Issue 1
9
RM7000
Microprocessor with On-Chip Secondary Cache Datasheet
Released
1
Features
Dual Issue symmetric superscalar microprocessor with instruction prefetch optimized for
system level price/performance
200, 250, 266, 300 MHz operating frequency
>500 Dhrystone 2.1 MIPS @ 300 MHz
High-performance system interface
1000 MB per second peak throughput
125 MHz max. freq., multiplexed address/data
Supports two outstanding reads with out-of-order return
Processor clock multipliers 2, 2.5, 3, 3.5, 4, 4.5, 5, 6, 7, 8, 9
Integrated primary and secondary caches
all are 4-way set associative with 32 byte line size
16 KB instruction, 16 KB data, 256 KB on-chip secondary
Per line cache locking in primaries and secondary
Fast Packet Cache
increases system efficiency in
networking applications
Integrated external cache controller (up to 8 MB)
High-performance floating-point unit
600 MFLOPS maximum
Single cycle repeat rate for common single-precision operations and some double-pre-
cision operations
Single cycle repeat rate for single-precision combined multiply-add operations
Two cycle repeat rate for double-precision multiply and double-precision combined
multiply-add operations
MIPS IV Superset Instruction Set Architecture
Data
PREFETCH
instruction allows the processor to overlap cache miss latency and
instruction execution
Single-cycle floating-point multiply-add
Integrated memory management unit
Fully associative joint TLB (shared by I and D translations)
64/48 dual entries map 128/96 pages
Variable page size
Embedded application enhancements
Specialized DSP integer Multiply-Accumulate instructions, (
MAD
/
MADU
) and three-
operand multiply instruction (
MUL
)
I&D Test/Break-point (Watch) registers for emulation & debug
Performance counter for system and software tuning & debug
Fourteen fully prioritized vectored interrupts - 10 external, 2 internal, 2 software
Fully static CMOS design with dynamic power down logic
RM5271 pin compatible, 304 pin TBGA package, 31x31 mm
相關(guān)PDF資料
PDF描述
RM7000-250S RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released
RM7000-250T RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released
RM7000-263S RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released
RM7000-266T RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released
RM7000-300S RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RM7000-250S 制造商:QED 功能描述:Microprocessor, 64 Bit, 304 Pin, Plastic, BGA
RM7000263S 制造商:QED 功能描述:*
RM7000-263S 制造商:QED 功能描述:Microprocessor, 64 Bit, 304 Pin, Plastic, BGA 制造商:Quantum Effect Design 功能描述:Microprocessor, 64 Bit, 304 Pin, Plastic, BGA
RM7000-266T 制造商:QED 功能描述:Microprocessor, 64 Bit, 304 Pin, Plastic, BGA
RM7000-300T 制造商:QED 功能描述: 制造商:QED 功能描述:Microprocessor, 64 Bit, 304 Pin, Plastic, BGA