參數(shù)資料
型號: S12VREGV1
廠商: Motorola, Inc.
英文描述: MC9S12DT128 Device User Guide V02.09
中文描述: MC9S12DT128設(shè)備的用戶手冊V02.09
文件頁數(shù): 21/138頁
文件大?。?/td> 2083K
代理商: S12VREGV1
MC9S12DT128 Device User Guide — V02.09
21
The Byteflight pin functionality (BF_PSLM, BF_PERR, BF_PROK, BF_PSYN, TX_BF,
RX_BF) is not available on port PM7, PM6, PM5, PM4, PM3 and PM2, if using a derivative
without Byteflight (see
Table 0-1
).
Do not write MODRR1 and MODRR0 Bit of Module Routing Register (PIM_9DTB128 Block
User Guide), if using a derivative without CAN0 (see
Table 0-1
).
Do not write MODRR3 and MODRR2 Bit of Module Routing Register (PIM_9DTB128 Block
User Guide), if using a derivative without CAN4 (see
Table 0-1
).
Pins not available in 80 pin QFP package for
MC9S12DG128E, MC9S12DG128,
MC9S12DJ128E, and MC9S12DJ128
Port H
In order to avoid floating nodes the ports should be either configured as outputs by setting the
data direction register (DDRH at Base+$0262) to $FF, or enabling the pull resistors by writing
a $FF to the pull enable register (PERH at Base+$0264).
Port J[1:0]
PortJpull-upresistorsareenabledoutofresetonallfourpins(7:6and1:0).Thereforecaremust
be taken not to disable the pull enables on PJ[1:0] by clearing the bits PERJ1 and PERJ0 at
Base+$026C.
Port K
Port K pull-up resistors are enabled out of reset, i.e. Bit 7 = PUKE = 1 in the register PUCR at
Base+$000C. Therefore care must be taken not to clear this bit.
Port M[7:6]
PM7:6 must be configured as outputs or their pull resistors must be enabled to avoid floating
inputs.
Port P6
PP6 must be configured as output or its pull resistor must be enabled to avoid a floating input.
Port S[7:4]
PS7:4 must be configured as outputs or their pull resistors must be enabled to avoid floating
inputs.
PAD[15:8] (ATD1 channels)
OutofresettheATD1isdisabledpreventingcurrentflowsinthepins.DonotmodifytheATD1
registers!
Pins not available in 80 pin QFP package for
MC9S12DB128
Port H
In order to avoid floating nodes the ports should be either configured as outputs by setting the
data direction register (DDRH at Base+$0262) to $FF, or enabling the pull resistors by writing
a $FF to the pull enable register (PERH at Base+$0264).
Port J[7:6, 1:0]
PortJpull-upresistorsareenabledoutofresetonallfourpins(7:6and1:0).Thereforecaremust
be taken not to disable the pull enables on PJ[7:6, 1:0] by clearing the bits PERJ7, PERJ6,
PERJ1 and PERJ0 at Base+$026C.
相關(guān)PDF資料
PDF描述
S12VREGV1D MC9S12DT128 Device User Guide V02.09
S12MMCV4 MC9S12DT128 Device User Guide V02.09
S12MMCV4D MC9S12DT128 Device User Guide V02.09
S12MSCANV2 MC9S12DT128 Device User Guide V02.09
S12MSCANV2D MC9S12DT128 Device User Guide V02.09
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S12VREGV1/D 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Device User Guide V01.18
S12VREGV1D 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MC9S12DT128 Device User Guide V02.09
S12WP 功能描述:繼電器插座與硬件 RoHS:否 制造商:Song Chuan 附件類型: 相關(guān)繼電器系列: 端接類型: 極數(shù):
S12XFSTARTERKITE 制造商:Freescale Semiconductor 功能描述:MOTS12XFSTARTERKITE 2 NODE STARTER KIT
S12XXXH 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:The S12xxxH series of SCRs uses a high performance MESA