參數資料
型號: S71GL128NC0BAWAZ0
廠商: SPANSION LLC
元件分類: 存儲器
英文描述: SPECIALTY MEMORY CIRCUIT, PBGA84
封裝: 8 X 11.60 MM, 1.20 MM HEIGHT, LEAD FREE COMPLIANT, FBGA-84
文件頁數: 108/122頁
文件大小: 1764K
代理商: S71GL128NC0BAWAZ0
86
S29GLxxxN MirrorBitTM Flash Family
S29GLxxxN_MCP_A1 December 15, 2004
Advan ce
In form ati o n
DQ6: Toggle Bit I
Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm
is in progress or complete, or whether the device has entered the Erase Suspend
mode. Toggle Bit I may be read at any address, and is valid after the rising edge
of the final WE# pulse in the command sequence (prior to the program or erase
operation), and during the sector erase time-out.
During an Embedded Program or Erase algorithm operation, successive read cy-
cles to any address cause DQ6 to toggle. The system may use either OE# or CE#
to control the read cycles. When the operation is complete, DQ6 stops toggling.
After an erase command sequence is written, if all sectors selected for erasing
are protected, DQ6 toggles for approximately 100 s, then returns to reading
array data. If not all selected sectors are protected, the Embedded Erase algo-
rithm erases the unprotected sectors, and ignores the selected sectors that are
protected.
The system can use DQ6 and DQ2 together to determine whether a sector is ac-
tively erasing or is erase-suspended. When the device is actively erasing (that is,
the Embedded Erase algorithm is in progress), DQ6 toggles. When the device en-
ters the Erase Suspend mode, DQ6 stops toggling. However, the system must
also use DQ2 to determine which sectors are erasing or erase-suspended. Alter-
natively, the system can use DQ7 (see the subsection on DQ7: Data# Polling).
If a program address falls within a protected sector, DQ6 toggles for approxi-
mately 1 s after the program command sequence is written, then returns to
reading array data.
DQ6 also toggles during the erase-suspend-program mode, and stops toggling
once the Embedded Program algorithm is complete.
Table 13 shows the outputs for Toggle Bit I on DQ6. Figure 6 shows the toggle bit
algorithm. Figure 18 in the “AC Characteristics” section shows the toggle bit tim-
ing diagrams. Figure 19 shows the differences between DQ2 and DQ6 in graphical
form. See also the subsection on DQ2: Toggle Bit II.
相關PDF資料
PDF描述
S71PL064JB0BFW0U0 SPECIALTY MEMORY CIRCUIT, PBGA56
S71PL129JC0BFW9Z2 Stacked Multi-Chip Product (MCP) Flash Memory
S71PL129NC0HFW4U3 SPECIALTY MEMORY CIRCUIT, PBGA64
S71PL191HB0BFI100 SPECIALTY MEMORY CIRCUIT, PBGA73
S71VS128RC0ZHK203 SPECIALTY MEMORY CIRCUIT, PBGA56
相關代理商/技術參數
參數描述
S71GL256NB0 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-chip Product (MCP)
S71GL256NC0 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-chip Product (MCP)
S71GL512NB0 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-chip Product (MCP)
S71GL512NC0 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-chip Product (MCP)
S71GL-N 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory and RAM