- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372108 > SAA2023GP (NXP SEMICONDUCTORS) Drive processor for DCC systems PDF資料下載
參數(shù)資料
| 型號： | SAA2023GP |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | Drive processor for DCC systems |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP80 |
| 封裝： | 14 X 20 MM, 2.70 MM HEIGHT, PLASTIC, SOT-318-2, QFP-80 |
| 文件頁數(shù)： | 30/56頁 |
| 文件大小： | 274K |
| 代理商： | SAA2023GP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
May 1994
30
Philips Semiconductors
Preliminary specification
Drive processor for DCC systems
SAA2023
SAA2023 test pins
TEST0
TO
TEST3
These input pins are for test only,
do not connect
.
AZCHK
This output pin indicates the occurrence of a tape channel
sync symbol on tape channels TCH0 and TCH7, the
distance between the pulses for the TCH0 and TCH7
channels gives a measure of the azimuth error between
the tape and head alignment. Figure 25 shows the typical
timing for this signal.
handbook, full pagewidth
MEA705
(8 periods MCLK)
1.3
μ
s
This is a measure of the azimuth error.
Duration of the one tape block
5.3 ms
AZCHK
Fig.25 AZCHK timing.
Nominal Inter Frame Gap (IFG) lasts 660
μ
s.
ERCOSTAT
This output pin can be connected to a symbol error rate
measurement system.
Port expansion pins
PINI
This input pin is connected directly to the PINI bit in the
status byte 1, it can be read by the microcontroller, and
may be used for any CMOS level compatible input signals.
PINO1
This output pin is connected directly to the PINO1 bit of the
TFE settings 0 register. The microcontroller can set or
reset this pin.
PINO2
TO
PINO5
Depending upon the type and the size of system RAM
used, some or all of these Port expander output pins may
be available, (please see Section “RAM connections”
“A10 and A12 to A16” on interfacing to the RAM pins).
Supply pins
V
DD1
TO
V
DD6
These are the supply pins, all of these pins must be
connected. We recommend that each power supply pin
pair (i.e. V
DD1
to V
SS1
, V
DD2
to V
SS2
, etc.) be decoupled
using a 22 nF capacitor as close as is physically possible
to the pins of the SAA2023.
V
SS1
TO
V
SS6
These are the supply ground pins, all of which must be
connected.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA2023 | Drive processor for DCC systems |
| SAA2023H | RES 4.53K OHM 1/16W 0.5% 0402SMD |
| SAA2500 | MPEG Audio Source Decoder |
| SAA2500H | MPEG Audio Source Decoder |
| SAA2501 | Digital Audio Broadcast DAB decoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA2023H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Drive processor for DCC systems |
| SAA2032 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital equalization for the tape drive processing of the DCC system |
| SAA2032GP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital equalization for the tape drive processing of the DCC system |
| SAA-21 | 制造商:GENERAL DEVICES 功能描述:CHASSIS SUPPORT ANGLES, Sold in a Set of 2 |
| SAA2140 | 制造商:Molex 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。