參數(shù)資料
型號： SAA2505H-M1
廠商： NXP Semiconductors N.V.
英文描述： Digital multi-channel audio IC DUET
中文描述： 數(shù)字多聲道音頻IC二重奏
文件頁數(shù)： 10/28頁
文件大?。?/td> 177K
代理商： SAA2505H-M1
1998 Mar 10
10
Philips Semiconductors
Preliminary specification
Digital multi-channel audio IC (DUET)
SAA2505H
Data sources
I
2
S-
BUS AND
EIAJ
FORMATTED OUTPUTS
The device has four I
2
S-bus/EIAJ mode select outputs.
These outputs are capable of outputting data in EIAJ
20, 18 or 16-bit and I
2
S-bus modes. The EIAJ outputs are
capable of operating in single or double speed, the I
2
S-bus
output is capable of operating in single, double and quad
speed.
The output ports can either be in the slave or master mode.
In the slave mode they can either be slaved to the I
2
S-bus
serial clock input (pin 15) or to an external clock. In the
master mode an audio clock is applied to pin 45 that is
256 or 384f
s
. The master clocking scheme allows the
support of a 96 kHz sample rate DAC by use of the double
speed output option. The quad speed output option is
intended to allow multiple SAA2505H devices to be
connected together.
In order to obtain a high quality digital output in the master
mode the audio clock should be of high quality, having low
jitter and an even mark space ration.
SPDIF
FORMATTED OUTPUT
The SPDIF output can transmit either coded data, as
received from the serial data input at pin 56 (SDI0), or
down-mixed 20-bit PCM stereo. The down-mixed stereo
may be Pro-logic encoded.
Together with the PCM samples additional control bits are
transmitted. These are the channel status, user data and
validity bits.
The first five bytes of the channel status bits are user
programmable, all following bytes are zeroed
automatically. Transmission is LSB first.
The user data can carry message lengths of 129 bytes.
These are transmitted over the SPDIF port at a rate of
2 bits per stereo sample. The message buffer of 129 bytes
is loaded via the I
2
C-bus, if no message is written the
SAA2505H outputs all zeros for the user data.
Table 2
Output port timing information
MODE
AUDIO CLOCK
SAMPLING
FREQUENCY
WORD SELECT
SAMPLING
FREQUENCY
SERIAL CLOCK
SAMPLING
FREQUENCY
SERIAL DATA BEGIN
SAMPLING
FREQUENCY
1f
s
1f
s
Single
Double
Quad
Quad
256 or 384f
s
256 or 384f
s
256f
s
384f
s
1f
s
2f
s
4f
s
4f
s
64f
s
128f
s
256f
s
192f
s
Control Inputs
The SAA2505H can be operated in two stand-alone
modes or can be managed by the I
2
C-bus.
S
TAND
-
ALONE MODES
Two stand-alone modes exist to allow the device to be
used in systems without a microcontroller. These two
modes are STANDALONE (pin 1) held HIGH and
STANDALONE connected to RESET (pin 61).
When pin 1 is LOW a reset defaults the outputs to quiet,
however when pin 1 is HIGH a reset defaults the I
2
S-bus
output to active and the SPDIF output to mute. When pin 1
is HIGH some of the I
2
C-bus registers cannot be accessed
see Table 3.
I
2
C-
BUS REGISTER CONTROL
The I
2
C-bus port supports 5 V, 400 kHz operation.
The details of the registers are given in Table 3.
相關PDF資料
PDF描述
SAA2505 Digital multi-channel audio IC DUET
SAA2505H RES 4.99K OHM 1/16W 0.5% 0402SMD
SAA2510 Video CD VCD decoder
SAA2520GP Stereo filter and codec for MPEG layer 1 audio applications
SAA2520 Stereo filter and codec for MPEG layer 1 audio applications
相關代理商/技術參數(shù)
參數(shù)描述
SAA2510 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Video CD VCD decoder
SAA2511DEB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Optoelectronic
SAA2520 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Stereo filter and codec for MPEG layer 1 audio applications
SAA2520GP 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Stereo filter and codec for MPEG layer 1 audio applications
SAA2521 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Masking threshold processor for MPEG layer 1 audio compression applications
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*