參數(shù)資料
型號(hào): SAA3323GP
廠商: NXP SEMICONDUCTORS
元件分類: 消費(fèi)家電
英文描述: Drive processor for DCC systems
中文描述: SPECIALTY CONSUMER CIRCUIT, PQFP80
封裝: 14 X 20 MM, 2.70 MM HEIGHT, PLASTIC, SOT-318-2, QFP-80
文件頁數(shù): 36/56頁
文件大?。?/td> 274K
代理商: SAA3323GP
May 1994
36
Philips Semiconductors
Preliminary specification
Drive processor for DCC systems
SAA3323
Table 36
DEQSET digital equalizer settings.
Note
1.
ACup is the AUX envelope counter direction is up. This setting caused the AUX envelope counter increment or to
decrement by 1 every rising edge of the AUX envelope signal AENV.
BIT
7
0
6
0
5
0
4
0
3
0
2
1
0
Meaning
Default
ACup
(1)
0
DM1
0
DM0
0
Fig.29 CHTST1 and CHTST2 output timing.
handbook, full pagewidth
TCLOCK
CHTST
MCLK
0
1
2
3
4
5
6
7
0
1
2
3
LSB
MSB
MGB403
DM1 and DM0
Table 37
DM1 and DM0 digital equalizer mode of
operation.
Notes
1.
In normal mode the main data channels and the AUX
channel are processed (equalized), the AUX channel
envelope information is not processed.
In search mode only the AUX channel is processed by
the digital equalizer.
Off means that the digital equalizer is put to sleep (low
power), this can be used for example in portable
recording equipment. RDSYNC is HIGH if off mode.
Also note that the other digital equalizer registers are
not addressable while the digital equalizer is in off
mode.
2.
3.
DM
MODE OF OPERATION OF
DIGITAL EQUALIZER
1
0
0
0
1
1
0
1
0
1
normal
(1)
search
(2)
off
(3)
off
(3)
相關(guān)PDF資料
PDF描述
SAA3323H Drive processor for DCC systems
SAA3500H Digital audio broadcast channel decoder
SAA4700T VPS dataline processor
SAA4700 VPS dataline processor
SAA4945H LIne MEmory noise Reduction IC LIMERIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA3323H 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Drive processor for DCC systems
SAA33299003 制造商:LG Corporation 功能描述:S/W,Firmware
SAA33308202 制造商:LG Corporation 功能描述:S/W,Firmware
SAA33333703 制造商:LG Corporation 功能描述:S/W,Firmware
SAA33378323 制造商:LG Corporation 功能描述:S/W,Firmware