- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372112 > SAA5697HL (NXP Semiconductors N.V.) Enhanced TV microcontrollers with On-Screen Display (OSD) PDF資料下載
參數(shù)資料
| 型號(hào)： | SAA5697HL |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Enhanced TV microcontrollers with On-Screen Display (OSD) |
| 中文描述： | 與微控制器在強(qiáng)化電視屏幕顯示（OSD） |
| 文件頁(yè)數(shù)： | 45/116頁(yè) |
| 文件大?。?/td> | 532K |
| 代理商： | SAA5697HL |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)當(dāng)前第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
2002 May 06
45
Philips Semiconductors
Objective specification
Enhanced TV microcontrollers with
On-Screen Display (OSD)
SAA567x; SAA569x
14.1
Watchdog Timer operation
The Watchdog Timer operation is activated when bit WLE
in the Power Control SFR (PCON) is set. The Watchdog
can be disabled by software by loading the value 55H into
the Watchdog Timer Key SFR (WDTKEY). This must be
performed before entering Idle/Power-down mode to
prevent exiting the mode prematurely.
Once activated, the Watchdog Timer SFR (WDT) must be
reloaded before the timer overflows. Bit WLE must be set
to enable loading of the WDT SFR. Once loaded, bit WLE
is reset by hardware, to prevent erroneous software from
loading the WDT SFR.
The value loaded into the WDT defines the Watchdog
Interval (WI):
For a 12 MHz microcontroller clock; t = 32.768 ms.
The range of intervals is from WDT = 00H, this gives
8.38 ms to WDT = FFH, which gives 32.768 ms.
15 PORT ALTERNATIVE FUNCTIONS
Ports 1, 2 and 3 are shared with alternative functions to
enable control of external devices and circuits. These
functions are enabled by setting the appropriate SFR and
also writing a logic 1 to the port bit that the function
occupies.
16 PULSE WIDTH MODULATORS
The device has eight 6-bit PWM outputs for analog control
of e.g. volume, balance, bass, treble, brightness, contrast,
hue and saturation. The PWM outputs generate pulse
patterns with a repetition rate of 21.33
μ
s, with the high
time equal to the PWM SFR value multiplied by 0.33
μ
s.
The analog value is determined by the ratio of the high
time to the repetition time. A DC voltage proportional to the
PWM setting is obtained by means of an external
integration network (low-pass filter).
16.1
PWM control
The relevant PWM is enabled by setting the PWM enable
bit PWxE in the PWMx Control Register. The high time is
defined by the value PWxV<5:0>.
16.2
Tuning Pulse Width Modulator (TPWM)
The device has a single 14-bit TPWM that can be used for
Voltage Synthesis Tuning. The method of operation is
similar to the normal PWM, except that the repetition
period is 42.66
μ
s.
16.2.1
TPWM
CONTROL
Two SFRs are used to control the TPWM: TDACL and
TDACH. The TPWM is enabled by setting bit TPWE in the
TDACH SFR. The most significant bits TD<13:7> alter the
high period between 0 and 42.33
μ
s. The seven least
significant bits TD<6:0> extend certain pulses by a further
0.33
μ
s. For example, if TD<6:0> = 01H, 1 in 128 periods
will be extended by 0.33
μ
s. If TD<6:0> = 02H,
2 in 128 periods will be extended.
TheTPWMwillnotstarttooutputanewvalueuntilTDACH
has been written to. Therefore, if the value is to be
changed, TDACL should be written before TDACH.
16.3
Software ADC (SAD)
Four successive approximation ADCs can be
implemented in software by using the on-board 8-bit
Digital-to-Analog Converter and Analog Comparator.
16.3.1
SAD
CONTROL
The control of the required analog input is done using
channel select bits CH<1:0> in the SAD SFR. This selects
the required analog input to be passed to one of the inputs
of the comparator. The second comparator input is
generated by the DAC, whose value is set by bits
SAD<7:0> in the SAD and SADB SFRs. A comparison
between the two inputs is made when the start compare
bit ST in the SAD SFR is set. This must be at least one
instruction cycle after the SAD<7:0> value has been set.
The result of the comparison is given on VHI one
instruction cycle after bit ST is set.
16.3.2
SAD
INPUT VOLTAGE
The external analog voltage that is used for comparison
with the internally generated DAC voltage does not have
the same voltage range due to the 5 V tolerance of the pin.
It is limited to V
DDP
V
tn
where V
tn
is a maximum of
0.75 V. For further details, refer to the “SAA55XX and
SAA56XX Software Analogue to Digital Converter
Application Note SPG/AN99022”
WI
256
WDT
–
(
)
t
×
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA5675HL | Enhanced TV microcontrollers with On-Screen Display (OSD) |
| SAA567X | Enhanced TV microcontrollers with On-Screen Display (OSD) |
| SAA5695HL | Enhanced TV microcontrollers with On-Screen Display (OSD) |
| SAA569x | Enhanced TV microcontrollers with On-Screen Display (OSD) |
| SAA5677HL | Enhanced TV microcontrollers with On-Screen Display (OSD) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA569X | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Enhanced TV microcontrollers with On-Screen Display (OSD) |
| SAA5700 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Chinese Character System Teletext CCST decoder |
| SAA5700GP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Chinese Character System Teletext CCST decoder |
| SAA5731 | 制造商:The Stanley Works 功能描述: |
| SAA5X9X | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Economy teletext and TV microcontrollers |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。