參數(shù)資料
型號: SAA6752HS
廠商: NXP Semiconductors N.V.
英文描述: MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer
中文描述: MPEG - 2視頻和MPEG-audio/AC-3音頻編碼器與復用器
文件頁數(shù): 25/71頁
文件大?。?/td> 2570K
代理商: SAA6752HS
2004 Jan 26
25
Philips Semiconductors
Product specification
MPEG-2 video and MPEG-audio/AC-3
audio encoder with multiplexer
SAA6752HS
7.4.4
A
UDIO INPUT PROCESSING
In order to be able to cope with analog and digital sources, the I
2
S input ports can be configured as master (analog) or
slave (digital). For the slave mode however, a sample rate converter will be involved, except for DVD-compliant audio
bypass. Table 4 reflects the different configuration possibilities.
Table 4
Audio input processing modes
Notes
1.
2.
3.
Processing modes can be changed when SAA6752HS is in Idle mode.
In master mode, the external audio source must use the SAA6752HS audio clock as a clock source.
A sample rate conversion process will convert incoming data to a nominal 48 kHz audio frequency that is locked to
V-sync of the video input signal (if present). The sample rate converter is not enabled for DVD-compliant bypass
mode.
The sample rate conversion input frequency range has been selected to be compatible with class 2 SPDIF receivers.
24-bit input option only applies to I
2
S input formats, in this event it will be truncated to 20 bits internally in the
SAA6752HS before processing. EIAJ formats are limited to 20 bits maximum.
Only for SAA6752HS/V103.
In systems that use 16 Mbit SDRAM due to system architecture constraints, LPCM bypass must be restricted to be
used with I and IP video encoding only. There is no constraint if 64 Mbit SDRAM is used.
The IEC 60958 format defines 20 bits for an audio sample, plus 4 auxiliary bits, which can be used to extend the word
length. IEC 61937 uses only 16 data bits of each IEC 60958 sub-frame. It depends on the settings of an external
SPDIF to I
2
S converter if 16, 18, 20 or 24 bits are transferred to the SAA6752HS.
For DVD-compliant bypass mode the audio clock must be locked to the video clock externally.
4.
5.
6.
7.
8.
9.
PROCESSING MODE
(1)
AUDIO CONTENT
FORMAT
INPUT SAMPLE
FREQUENCY (kHz)
NO. OF
ENCODED
BITS
ENCODED
BIT RATE
(kbit/s)
MASTER
(2)
SLAVE
(3)(4)
32 kHz
±
0.1%
44.1 kHz
±
0.1%
48 kHz
±
0.1%
32 kHz
±
0.1%
44.1 kHz
±
0.1%
48 kHz
±
0.1%
32 kHz
±
0.1%
44.1 kHz
±
0.1%
48 kHz
±
0.1%
48 kHz
(9)
MPEG-1 L2 encoding
LPCM at 16, 18, 20
or 24 bits
(5)
48
20
256, 384
DDC encoding
(6)
LPCM at 16, 18, 20
or 24 bits
(5)
48
20
256, 384
LPCM bypass (uncompressed
audio format)
(7)
LPCM at 16, 18, 20
or 24 bits
(5)
48
16
DVD-compliant audio bypass
16 bits
(8)
16
相關PDF資料
PDF描述
SAA7102 Circular Connector; MIL SPEC:MIL-C-5015; Body Material:Metal; Series:GT; No. of Contacts:12; Connector Shell Size:28; Connecting Termination:Solder; Circular Shell Style:Straight Plug; Body Style:Straight
SAA7102E Digital video encoder
SAA7102H Digital video encoder
SAA7103 Digital video encoder
SAA7103E Digital video encoder
相關代理商/技術參數(shù)
參數(shù)描述
SAA6752HS/V103 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer
SAA6752HS/V103,557 功能描述:IC AUD/VID ENCODER MPEG 208-SQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器,解碼器,轉換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統(tǒng) 電壓 - 電源,模擬:- 電壓 - 電源,數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應商設備封裝:模塊 包裝:散裝 其它名稱:Q4645799
SAA6752HS/V104 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer
SAA6752HS/V104,557 功能描述:IC AUD/VID ENCODER MPEG 208-SQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器,解碼器,轉換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統(tǒng) 電壓 - 電源,模擬:- 電壓 - 電源,數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應商設備封裝:模塊 包裝:散裝 其它名稱:Q4645799
SAA7000 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CD機插補靜音器