- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372113 > SAA7121 (NXP SEMICONDUCTORS) Digital Video Encoder (ConDENC) PDF資料下載
參數(shù)資料
| 型號： | SAA7121 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 顏色信號轉(zhuǎn)換 |
| 英文描述： | Digital Video Encoder (ConDENC) |
| 中文描述： | COLOR SIGNAL ENCODER, PQFP44 |
| 封裝： | PLASTIC, SOT-307, QFP-44 |
| 文件頁數(shù)： | 19/32頁 |
| 文件大?。?/td> | 225K |
| 代理商： | SAA7121 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
1997 Jan 06
19
Philips Semiconductors
Preliminary specification
Digital Video Encoder (ConDENC)
SAA7120; SAA7121
Table 25
Logic levels and function of SRCV1
Table 26
Subaddress 6C and 6D
Table 27
Subaddress 6D
Table 28
Subaddress 6E
Table 29
Logic levels and function of PHRES
DATA BYTE
AS OUTPUT
AS INPUT
FUNCTION
SRCV11
SRCV10
0
0
1
0
1
0
VS
FS
VS
FS
vertical sync each field; default after reset
frame sync (odd/even)
field sequence, vertical sync every fourth field
(PAL = 0) or eighth field (PAL = 1)
FSEQ
FSEQ
1
1
not applicable
not applicable
DATA BYTE
DESCRIPTION
HTRIG
sets the horizontal trigger phase related to signal on RCV1 or RCV2 input
values above 1715 (FISE = 1) or [1727 (FISE = 0)] are not allowed
increasing HTRIG decreases delays of all internally generated timing signals
reference mark: analog output horizontal sync (leading slope) coincides with active edge of RCV used
for triggering at HTRIG = 398H [398H]
DATA BYTE
DESCRIPTION
VTRIG
sets the vertical trigger phase related to signal on RCV1 input
increasing VTRIG decreases delays of all internally generated timing signals, measured in half lines
variation range of VTRIG = 0 to 31 (1FH)
DATA BYTE
LOGIC
LEVEL
DESCRIPTION
SBLBN
0
1
vertical blanking is defined by programming of FAL and LAL; default after reset
vertical blanking is forced in accordance with “CCIR 624”(50 Hz) or RS170A (60 Hz)
selects the phase reset mode of the colour subcarrier generator; see Table 29
field length control; see Table 30
PHRES
FLC
DATA BYTE
DESCRIPTION
PHRES1
PHRES0
0
0
1
1
0
1
0
1
no reset or reset via RTCI from SAA7111 if bit RTCE = 1; default after reset
reset every two lines
reset every eight fields
reset every four fields
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7124HZ | Digital Video Encoder ECO-DENC |
| SAA7124 | Digital Video Encoder ECO-DENC |
| SAA7124H | Digital Video Encoder ECO-DENC |
| SAA7125 | Digital Video Encoder ECO-DENC |
| SAA7125H | Digital Video Encoder ECO-DENC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7121H | 制造商:NXP Semiconductors 功能描述: |
| SAA7121H/V2 | 制造商:NXP Semiconductors 功能描述: |
| SAA7121H/V2,518 | 功能描述:視頻 IC SAA7121H/QFP44/REEL13DP//V2 RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7121H/V2,557 | 功能描述:視頻 IC DIG VID ENCODER NTSC PAL RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7121H/V2557 | 制造商:NXP Semiconductors 功能描述:IC VIDEO ENCODER DIGITAL 44-QFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。