參數(shù)資料
型號: SC16C2552BIA44,512
廠商: NXP Semiconductors
文件頁數(shù): 6/37頁
文件大?。?/td> 0K
描述: IC UART DUAL SOT187-2
標(biāo)準(zhǔn)包裝: 26
特點: 2 通道
通道數(shù): 2,DUART
FIFO's: 16 字節(jié)
電源電壓: 2.5V,3.3V,5V
帶IrDA 編碼器/解碼器:
帶故障啟動位檢測功能:
帶調(diào)制解調(diào)器控制功能:
帶CMOS:
安裝類型: 表面貼裝
封裝/外殼: 44-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 44-PLCC
包裝: 管件
其它名稱: 935274408512
SC16C2552BIA44
SC16C2552BIA44-ND
SC16C2552B_3
NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 03 — 12 February 2009
14 of 38
NXP Semiconductors
SC16C2552B
5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 16-byte FIFOs
7.3 FIFO Control Register (FCR)
This register is used to enable the FIFOs, clear the FIFOs, set the receive FIFO trigger
levels and select the DMA mode.
7.3.1 DMA mode
7.3.1.1
Mode 0 (FCR bit 3 = 0)
Set and enable the interrupt for each single transmit or receive operation and is similar to
the 16C450 mode. Transmit Ready (TXRDY) will go to a logic 0 whenever an empty
transmit space is available in the Transmit Holding Register (THR). Receive Ready
(RXRDY) at the MFn pin will go to a logic 0 whenever the Receive Holding Register (RHR)
is loaded with a character and AFR[2:1] is set to the RXRDY mode.
7.3.1.2
Mode 1 (FCR bit 3 = 1)
Set and enable the interrupt in a block mode operation. The transmit interrupt is set when
the transmit FIFO has at least one empty location. TXRDY remains a logic 0 as long as
one empty FIFO location is available. The receive interrupt is set when the receive FIFO
lls to the programmed trigger level. However, the FIFO continues to ll regardless of the
programmed level until the FIFO is full. RXRDY at the MFn pin remains a logic 0 as long
as the FIFO ll level is above the programmed trigger level, and AFR[2:1] is set to the
RXRDY mode.
7.3.2 FIFO mode
Table 8.
FIFO Control Register bits description
Bit
Symbol
Description
7:6
FCR[7:6]
RCVR trigger. These bits are used to set the trigger level for the receive
FIFO interrupt.
An interrupt is generated when the number of characters in the FIFO
equals the programmed trigger level. However, the FIFO will continue to
be loaded until it is full. Refer to Table 9.
5:4
FCR[5:4]
Not used; initialized to logic 0.
3
FCR[3]
DMA mode select.
logic 0 = set DMA mode ‘0’ (normal default condition)
logic 1 = set DMA mode ‘1’
Transmit operation in mode ‘0’: When the SC16C2552B is in the
16C450 mode (FIFOs disabled; FCR[0] = logic 0) or in the FIFO mode
(FIFOs enabled; FCR[0] = logic 1; FCR[3] = logic 0), and when there
are no characters in the transmit FIFO or Transmit Holding Register, the
TXRDYn pin will be a logic 0. Once active, the TXRDYn pin will go to a
logic 1 after the rst character is loaded into the Transmit Holding
Register.
Receive operation in mode ‘0’: When the SC16C2552B is in 16C450
mode, or in the FIFO mode (FCR[0] = logic 1; FCR[3] = logic 0) and
there is at least one character in the receive FIFO, the RXRDY signal at
the MFn pin will be a logic 0. Once active, the RXRDY signal at the
MFn pin will go to a logic 1 when there are no more characters in the
receiver. Note that the AFR register must be set to the RXRDY mode
prior to any possible reading of the RXRDY signal.
相關(guān)PDF資料
PDF描述
SC16C652BIBS,157 IC UART DUAL W/FIFO 32HVQFN
VI-23R-IY CONVERTER MOD DC/DC 7.5V 50W
SC16C852VIET,157 IC UART DUAL W/FIFO 36TFBGA
MS3102R32-8S CONN RCPT 30POS BOX MNT W/SCKT
MS3102E32-8S CONN RCPT 30POS BOX MNT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SC16C2552BIA44-T 功能描述:UART 接口集成電路 16CB 2.5V-5V 2CH UART 16B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
SC16C2552CIA44,512 制造商:NXP Semiconductors 功能描述: 制造商:NXP Semiconductors 功能描述:SC16C2552CIA44/PLCC44/TUBEDP// - Rail/Tube
SC16C2552CIA44,518 制造商:NXP Semiconductors 功能描述:SC16C2552CIA44/PLCC44/REEL13DP// - Tape and Reel
SC16C2552CIA44,529 制造商:NXP Semiconductors 功能描述:SC16C2552CIA44/PLCC44/TUBESMDP// - Rail/Tube
SC16C2552IA44 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual UART with 16-byte transmit and receive FIFOs