參數(shù)資料
型號(hào)： SC5554MVR132
廠商： Freescale Semiconductor
文件頁(yè)數(shù)： 33/58頁(yè)
文件大小： 0K
描述： MCU MPC5554 DP ONLY 416-PBGA
標(biāo)準(zhǔn)包裝： 200
系列： MPC55xx Qorivva
核心處理器： e200z6
芯體尺寸： 32-位
速度： 132MHz
連通性： CAN，EBI/EMI，SCI，SPI
外圍設(shè)備： DMA，POR，PWM，WDT
輸入/輸出數(shù)： 256
程序存儲(chǔ)器容量： 2MB（2M x 8）
程序存儲(chǔ)器類(lèi)型： 閃存
RAM 容量： 64K x 8
電壓 - 電源 (Vcc/Vdd)： 1.35 V ~ 1.65 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 40x12b
振蕩器型： 外部
工作溫度： -40°C ~ 125°C
封裝/外殼： 416-TBGA
包裝： 托盤(pán)
Electrical Characteristics
MPC5554 Microcontroller Data Sheet, Rev. 4
Freescale Semiconductor
39
9
Data setup time for inputs
Master (MTFE = 0)
Slave
Master (MTFE = 1, CPHA = 0)7
Master (MTFE = 1, CPHA = 1)
tSUI
20
2
–4
20
—
20
2
3
20
—
20
2
6
20
—
ns
10
Data hold time for inputs
Master (MTFE = 0)
Slave
Master (MTFE = 1, CPHA = 0)7
Master (MTFE = 1, CPHA = 1)
tHI
–4
7
21
–4
—
–4
7
14
–4
—
–4
7
12
–4
—
ns
11
Data valid (after SCK edge)
Master (MTFE = 0)
Slave
Master (MTFE = 1, CPHA = 0)
Master (MTFE = 1, CPHA = 1)
tSUO
—
5
25
18
5
—
5
25
14
5
—
5
25
13
5
ns
12
Data hold time for outputs
Master (MTFE = 0)
Slave
Master (MTFE = 1, CPHA = 0)
Master (MTFE = 1, CPHA = 1)
tHO
–5
5.5
8
–5
—
–5
5.5
4
–5
—
–5
5.5
3
–5
—
ns
1 All DSPI timing specifications use the fastest slew rate (SRC = 0b11) on pad type M or MH. DSPI signals using pad types
of S or SH have an additional delay based on the slew rate. DSPI timing is specified at: VDDEH = 3.0–5.25 V;TA = TL to TH;
and CL = 50 pF with SRC = 0b11.
2 Speed is the nominal maximum frequency. Max. speed is the maximum speed allowed including frequency modulation (FM).
82 MHz parts allow for 80 MHz system clock + 2% FM; 114 MHz parts allow for 112 MHz system clock + 2% FM; and
132 MHz parts allow for 128 MHz system clock + 2% FM.
3 The minimum SCK cycle time restricts the baud rate selection for the given system clock rate.
These numbers are calculated based on two MPC55xx devices communicating over a DSPI link.
4 The actual minimum SCK cycle time is limited by pad performance.
5 The maximum value is programmable in DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK].
6 The maximum value is programmable in DSPI_CTARx[PASC] and DSPI_CTARx[ASC].
7 This number is calculated using the SMPL_PT field in DSPI_MCR set to 0b10.
Table 26. DSPI Timing1’ 2 (continued)
Spec
Characteristic
Symbol
80 MHz
112 MHz
132 MHz
Unit
Min.
Max.
Min.
Max.
Min.
Max.
相關(guān)PDF資料
PDF描述
SCC2681AE1A44,529 IC UART DUAL 44-PLCC
SCC2691AC1N24,129 IC UART 24-DIP
SCC2692AC1N28,602 IC DUART 28-DIP
SCC2698BC1A84,512 IC UART OCTAL ENHANCED 84-PLCC
SCC68681C1N40,112 IC DUART 40DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SC5554MZP112 制造商:Freescale Semiconductor 功能描述:MPC5554, 84M68C, DP ONLY - Trays
SC5554MZP112R2 制造商:Freescale Semiconductor 功能描述:MPC5554, 84M68C, DP ONLY - Tape and Reel
SC5554MZP132 制造商:Freescale Semiconductor 功能描述:32-BIT MPC55XX POWERPC RISC 2MB FLASH 1.8V/2.5V/3.3V/5V 416 - Trays
SC5554MZP132R2 制造商:Freescale Semiconductor 功能描述:MPC5554, 84M68C, DP ONLY - Tape and Reel
SC5565MVZ132 制造商:Freescale Semiconductor 功能描述:2MB FLASH W/ECC, 3 CANS - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*