參數(shù)資料
型號(hào): SC80C52XXX-36/883
廠商: TEMIC SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 36 MHz, MICROCONTROLLER, CDIP40
封裝: SIDE BRAZED, 40 PIN
文件頁(yè)數(shù): 59/109頁(yè)
文件大小: 10824K
代理商: SC80C52XXX-36/883
39
ATtiny20 [DATASHEET]
8235E–AVR–03/2013
Table 9-2.
Interrupt 0 Sense Control
9.3.2
GIMSK – General Interrupt Mask Register
Bits 7:6 – Res: Reserved Bits
These bits are reserved and will always read as zero.
Bit 5 – PCIE1: Pin Change Interrupt Enable 1
When the PCIE1 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), pin change interrupt 1 is
enabled. Any change on any enabled PCINT[11:8] pin will cause an interrupt. The corresponding interrupt of Pin Change
Interrupt Request is executed from the PCI1 Interrupt Vector. PCINT[11:8] pins are enabled individually by the PCMSK1
Register.
Bit 4 – PCIE0: Pin Change Interrupt Enable 0
When the PCIE0 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), pin change interrupt 0 is
enabled. Any change on any enabled PCINT[7:0] pin will cause an interrupt. The corresponding interrupt of Pin Change
Interrupt Request is executed from the PCI0 Interrupt Vector. PCINT[7:0] pins are enabled individually by the PCMSK0
Register.
Bits 3:1 – Res: Reserved Bits
These bits are reserved and will always read as zero.
Bit 0 – INT0: External Interrupt Request 0 Enable
When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), the external pin interrupt is
enabled. The Interrupt Sense Control bits (ISC01 and ISC00) in the MCU Control Register (MCUCR) define whether the
external interrupt is activated on rising and/or falling edge of the INT0 pin or level sensed. Activity on the pin will cause an
interrupt request even if INT0 is configured as an output. The corresponding interrupt of External Interrupt Request 0 is
executed from the INT0 Interrupt Vector.
ISC01
ISC00
Description
0
The low level of INT0 generates an interrupt request.
0
1
Any logical change on INT0 generates an interrupt request.
1
0
The falling edge of INT0 generates an interrupt request.
1
The rising edge of INT0 generates an interrupt request.
Bit
76543210
PCIE1
PCIE0
INT0
GIMSK
Read/Write
R
R/W
R
R/W
Initial Value
0
00000
相關(guān)PDF資料
PDF描述
S83C154TXXX-25 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQCC44
S83C154XXX-25R 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQCC44
SC80C32XXX-36SV 8-BIT, 36 MHz, MICROCONTROLLER, CDIP40
SJ80C32XXX-12SV 8-BIT, 12 MHz, MICROCONTROLLER, CQCC44
S80C52EXXX-20SHXXX:D 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQCC44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SC80-M30/5 制造商:GardTec Inc 功能描述:SC Series 80 mm Steel Bright Nickel Chrome 4 Place Screw Mount Fan Guard
SC80-P10 制造商:GardTec Inc 功能描述:SC Series 80 mm Steel Bright Nickel Chrome 4 Place Screw Mount Fan Guard
SC80-P15/30 制造商:GardTec Inc 功能描述:SC Series Gardtec Fan guard
SC80-P15/45 制造商:GardTec Inc 功能描述:SC Series 80 mm Plastic Polyurethane Foam 4 Place Screw Mount Fan Guard
SC80-P40 制造商:GardTec Inc 功能描述:Plastic Fan Guard