參數(shù)資料
型號: SCC2691
廠商: NXP Semiconductors N.V.
英文描述: Universal asynchronous receiver/transmitter (DUART)(通用異步接收器/傳送器)
中文描述: 通用異步接收器/發(fā)送器(杜阿爾特)(通用異步接收器/傳送器)
文件頁數(shù): 4/24頁
文件大?。?/td> 168K
代理商: SCC2691
Philips Semiconductors
Product specification
SCC2691
Universal asynchronous receiver/transmitter (UART)
1998 Sep 04
4
PIN DESCRIPTION
MNEMONIC
PIN NO.
TYPE
NAME AND FUNCTION
DIP
22–15
PLCC
27, 25,
24,
22–18
D0–D7
I
Data Bus:
Active-high 8-bit bidirectional 3-State data bus. Bit 0 is the LSB and bit 7 is the
MSB. All data, command, and status transfers between the CPU and the UART take place
over this bus. The direction of the transfer is controlled by the WRN and RDN inputs when
the CEN input is low. When the CEN input is high, the data bus is in the 3-State condition.
Chip Enable:
Active-low input. When low, data transfers between the CPU and the UART
are enabled on D0–D7 as controlled by the WRN, RDN and A0–A2 inputs. When CEN is
high, the UART is effectively isolated from the data bus and D0–D7 are placed in the 3-State
condition.
Write Strobe:
Active-low input. A low on this pin while CEN is low causes the contents of
the data bus to be transferred to the register selected by A0–A2. The transfer occurs on the
trailing (rising) edge of the signal.
Read Strobe:
Active-low input. A low on this pin while CEN is low causes the contents of
the register selected by A0–A2 to be placed on the data bus. The read cycle begins on the
leading (falling) edge of RDN.
Address Inputs:
Active-high address inputs to select the UART registers for read/write
operations.
Reset:
Master reset. A high on this pin clears the status register (SR), the interrupt mask
register (IMR), and the interrupt status register (ISR), sets the mode register pointer to MR1,
and places the receiver and transmitter in the inactive state causing the TxD output to go to
the marking (high) state. Clears Test modes.
Interrupt Request:
This active-low output is asserted upon occurrence of one or more of
seven maskable interrupting conditions. The CPU can read the interrupt status register to
determine the interrupting condition(s). This open-drain output requires a pull-up resistor.
Crystal 1:
Crystal connection or an external clock input. A crystal of a clock the appropriate
frequency (nominally 3.6864 MHz) must be supplied at all times. For crystal connections see
Figure 7, Clock Timing.
Crystal 2:
Crystal connection. See Figure 7. If a crystal is not used it is best to keep this pin
not connected although it is permissible to ground it.
Receiver Serial Data Input:
The least significant bit is received first. If external receiver
clock is specified, this input is sampled on the rising edge of the clock.
Transmitter Serial Data Output:
The least significant bit is transmitted first. This output is
held in the marking (high) condition when the transmitter is idle or disabled and when the
UART is operating in local loopback mode. If external transmitter is specified, the data is
shifted on the falling edge of the transmitter clock.
Multi-Purpose Output:
One of the following functions can be selected for this output pin by
programming the auxiliary control register:
RTSN –
Request to send active-low output. This output is asserted and negated via the
command register. By appropriate programming of the mode registers, RTSN can be pro-
grammed to be automatically reset after the character in the transmitter is completely shifted
or when the receiver FIFO and shift register are full.
C/TO –
The counter/timer output.
TxC1X –
The 1X clock for the transmitter.
TxC16X –
The 16X clock for the transmitter.
RxC1X –
The 1X clock for the receiver.
RxC16X –
The 16X clock for the receiver.
TxRDY –
The transmitter holding register empty signal. Active-low output. (Open drain)
RxRDY/FFULL –
The receiver FIFO not empty/full signal. Active-low output. (Open drain)
Multi-Purpose Input:
This pin can serve as an input for one of the following functions:
GPI –
General purpose input. The current state of the pin can be determined by reading the
ISR.
CTSN –
Clear-to-send active-low input.
CTCLK –
Counter/timer external clock input.
RTCLK –
Receiver and/or transmitter external clock input. This may be a 1X or 16X clock as
programmed by CSR[3:0] or CSR[7:4].
Pin has an internal V
CC
pull-up device supplying 1 to 4 A of current.
Power Supply:
+5V supply input.
Ground
CEN
14
17
I
WRN
23
28
I
RDN
1
2
I
A0–A2
8–6
11–9
I
RESET
11
14
I
INTRN
13
16
O
X1/CLK
9
12
I
X2
10
13
I
RxD
2
3
I
TxD
3
4
O
MPO
4
5
O
MPI
5
6
I
V
CC
GND
24
12
1
15
I
I
相關(guān)PDF資料
PDF描述
SCC2692 Dual universal asynchronous receiver/transmitter (DUART)(雙通用異步接收器/傳送器)
SCC2698A Enhanced Octal Universal Asynchronous Receiver/Transmitter (Octal UART)(增強(qiáng)型八路通用異步接收器/傳送器)
SCC2698B Enhanced octal universal asynchronous receiver/transmitter (Octal UART)(增強(qiáng)型八通用異步接收器/傳送器)
SCC68070 16/32-bit microprocessor
SCC68070ABA84 16/32-bit microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SCC2691AC1A28 功能描述:UART 接口集成電路 5V INDSTRL UART 1 C RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
SCC2691AC1A28,129 制造商:NXP Semiconductors 功能描述:PHASCC2691AC1A28.129 ASYNCH RCVR/XMITTER 制造商:NXP Semiconductors 功能描述:1 Tube
SCC2691AC1A28,512 功能描述:UART 接口集成電路 UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
SCC2691AC1A28,518 功能描述:UART 接口集成電路 UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
SCC2691AC1A28,602 功能描述:UART 接口集成電路 5V INDSTRL UART 1 C RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel