- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25623 > SCC9521002-01C (ATMEL CORP) 8-BIT, 30 MHz, MICROCONTROLLER, CDIP40 PDF資料下載
參數(shù)資料
| 型號(hào)： | SCC9521002-01C |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, 30 MHz, MICROCONTROLLER, CDIP40 |
| 封裝： | SIDE BRAZED, DIP-40 |
| 文件頁(yè)數(shù)： | 78/109頁(yè) |
| 文件大?。?/td> | 10824K |
| 代理商： | SCC9521002-01C |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)當(dāng)前第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)
56
ATtiny20 [DATASHEET]
8235E–AVR–03/2013
Table 10-9. Overriding Signals for Alternate Functions in PB[1:0]
Note:
When TWI is enabled the slew rate control and spike filter are activate on PB1. This is not illustrated in Figure 10-6 on
page 48. The spike filter is connected between AIOxn and the TWI.
10.4
Register Description
10.4.1 PORTCR – Port Control Register
Bits 7:2 – Res: Reserved Bits
These bits are reserved and will always read as zero.
Bit 1 – BBMB: Break-Before-Make Mode Enable
When this bit is set the Break-Before-Make mode is activated for the entire Port B. The intermediate tri-state cycle is then
inserted when writing DDRBn to make an output. For further information, see “Break-Before-Make Switching” on page
Bit 0 – BBMA: Break-Before-Make Mode Enable
When this bit is set the Break-Before-Make mode is activated for the entire Port A. The intermediate tri-state cycle is then
inserted when writing DDRAn to make an output. For further information, see “Break-Before-Make Switching” on page
Signal
PB1/OC1A/SDA/MOSI/PCINT9
PB0/T0/CLKI/PCINT8
PUOE
0
EXT_CLOCK (1)
1.
EXT_CLOCK = external clock is selected as system clock.
PUOV
0
DDOE
(SPE MSTR) + TWEN
EXT_CLOCK (1)
DDOV
TWEN SDA_OUT
0
PVOE
TWEN + (SPE MSTR) + OC1A_ENABLE
PVOV
TWEN SPE MSTR SPI_MASTER_OUT + TWEN
(SPE + MSTR) OC1A
0
PTOE
0
DIEOE
PCINT9 PCIE1
EXT_CLOCK(1) + (PCINT8 PCIE1)
DIEOV
PCINT9 PCIE1
( EXT_CLOCK(1) PWR_DOWN ) +
(EXT_CLOCK(1) PCINT8 PCIE1)
DI
PCINT9 / SPI Slave Input
CLOCK / PCINT8 / T0 Input
AIO
SDA Input
Bit
7
6
5
4
3
2
1
0
–
BBMB
BBMA
PORTCR
Read/Write
R
R/W
Initial Value
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S80C52XXX-12D | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQCC44 |
| S80C32E-40SHXXX:RD | 8-BIT, 40 MHz, MICROCONTROLLER, PQCC44 |
| S80C52TXXX-12 | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQCC44 |
| S80C31-20D | 8-BIT, 20 MHz, MICROCONTROLLER, PQCC44 |
| S80C154-20R | 8-BIT, 20 MHz, MICROCONTROLLER, PQCC44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SCC9521002-02B | 制造商:AIMTEC 制造商全稱:AIMTEC 功能描述:Rad. Tolerant 8-bit ROMless Microcontroller |
| SCCA-1-01 | 制造商:Richco 功能描述:STANDOFF CABLE CLIP NAT 4MM SPC |
| SCCA-1-19 | 制造商:ESSENTRA COMPONENTS 功能描述:STANDOFF CABLE CLIP NAT 4MM SPC 制造商:Richco 功能描述:STANDOFF CABLE CLIP NAT 4MM SPC |
| SCCA-2-01 | 制造商:ESSENTRA COMPONENTS 功能描述:STANDOFF CABLE CLIP NAT 6MM SPC 制造商:Richco 功能描述:STANDOFF CABLE CLIP NAT 6MM SPC |
| SCCA-2-19 | 制造商:Richco 功能描述:STANDOFF CABLE CLIP NAT 6MM SPC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。