- 鎮ㄧ従鍦ㄧ殑浣嶇疆锛�璨疯常IC缍� > PDF鐩寗10953 > SCF5250CAG120 (Freescale Semiconductor)IC MPU COLDFIRE 120MHZ 144-QFP PDF璩囨枡涓嬭級
鍙冩暩璩囨枡
| 鍨嬭櫉锛� | SCF5250CAG120 |
| 寤犲晢锛� | Freescale Semiconductor |
| 鏂囦欢闋佹暩锛� | 21/56闋� |
| 鏂囦欢澶�?銆�?/td> | 0K |
| 鎻忚堪锛� | IC MPU COLDFIRE 120MHZ 144-QFP |
| 妯欐簴鍖呰锛� | 60 |
| 绯诲垪锛� | SCF52xx |
| 鏍稿績铏曠悊鍣細 | Coldfire V2 |
| 鑺珨灏哄锛� | 32-浣� |
| 閫熷害锛� | 120MHz |
| 閫ｉ€氭€э細 | EBI/EMI锛孖²C锛孖DE锛孧MC锛孲PI锛孶ART/USART |
| 澶栧湇瑷倷锛� | DMA锛孖²S锛孭OR锛屼覆琛岄煶闋�锛學DT |
| 杓稿叆/杓稿嚭鏁革細 | 57 |
| 绋嬪簭瀛樺劜鍣ㄩ鍨嬶細 | ROMless |
| RAM 瀹归噺锛� | 128K x 8 |
| 闆诲 - 闆绘簮 (Vcc/Vdd)锛� | 1.08 V ~ 1.32 V |
| 鏁告摎杞夋彌鍣細 | A/D 6x12b |
| 鎸暕鍣ㄥ瀷锛� | 鍏ч儴 |
| 宸ヤ綔婧害锛� | -40°C ~ 85°C |
| 灏佽/澶栨锛� | 144-LQFP |
| 鍖呰锛� | 鎵樼洡 |
绗�1闋�绗�2闋�绗�3闋�绗�4闋�绗�5闋�绗�6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�绗�19闋�绗�20闋�鐣跺墠绗�21闋�绗�22闋�绗�23闋�绗�24闋�绗�25闋�绗�26闋�绗�27闋�绗�28闋�绗�29闋�绗�30闋�绗�31闋�绗�32闋�绗�33闋�绗�34闋�绗�35闋�绗�36闋�绗�37闋�绗�38闋�绗�39闋�绗�40闋�绗�41闋�绗�42闋�绗�43闋�绗�44闋�绗�45闋�绗�46闋�绗�47闋�绗�48闋�绗�49闋�绗�50闋�绗�51闋�绗�52闋�绗�53闋�绗�54闋�绗�55闋�绗�56闋�
SCF5250 Data Sheet: Technical Data, Rev. 1.3
28
Freescale Semiconductor
Figure 5. Debug AC Timing Definition Diagram
H1
HIZ to High Impedance
鈥�
tbd
ns
H2
HIZ to Low Impedance
鈥�
tbd
ns
1 AC timing specs assume 40pF load capacitance on BCLK and a 50pF load capacitance on output pins. If this value is different,
the input and output timing specifications would need to be adjusted to match the clock load.
2 Outputs (8mA): DATA[31:16], ADDR[25,23:9]
3 Outputs (4mA): SDRAS, SDCAS, SDWE, SD_CS0, SDUDQM, SDLDQM, BCLKE
4 High Impedance (Three-State): DATA[31:16]
Table 23. Debug AC Timing Specification1
1 AC timing specs assume 50pF load capacitance on PSTCLK and output pins. If this value is different, the input and
output timing specifications would need to be adjusted to match the clock load.
Num
Characteristic
Min
Max
Units
D1
PSTCLK to signal Valid (Output valid)
鈥�
6
ns
D2
PSTCLK to signal Invalid (Output hold)
1.8
鈥�
ns
D32
2 DSCLK and DSI are internally synchronized. This setup time must be met only if recognition on a particular clock is
required.
Signal Valid to PSTCLK (Input setup)
3
鈥�
ns
D4
PSTCLK to signal Invalid (Input hold)
5
鈥�
ns
Table 22. Output AC Timing Specification (continued)
Num
Characteristic1
Min
Max
Units
PSTCLK
DSCLK
DSI
PST[3:0]
DDATA[3:0]
DSO
D3
D1
D2
D3
D4
鐩搁棞PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| MC9S12XHZ256VAG | IC MCU 16BIT 256K FLASH 144-LQFP |
| MC908GZ48CFUE | IC MCU 48K FLASH 8MHZ 64-QFP |
| MC9328MXLVP15R2 | IC MCU I.MX 150MHZ 225-MAPBGA |
| MCF53014CMJ240J | IC MCU 32BIT 128KB 256MAPBGA |
| MC908GZ32MFUE | IC MCU 8BIT 32K FLASH 64-QFP |
鐩搁棞浠ｇ悊鍟�/鎶€琛撳弮鏁� |
鍙冩暩鎻忚堪 |
|---|---|
| SCF5250CPV120 | 鍒堕€犲晢:MOTOROLA 鍒堕€犲晢鍏ㄧū:Motorola, Inc 鍔熻兘鎻忚堪:SCF5250 Integrated ColdFire Microprocessor |
| SCF5250DAG120 | 鍒堕€犲晢:Freescale Semiconductor 鍔熻兘鎻忚堪:AMADEUS PLUS - Bulk |
| SCF5250LAG100 | 鍔熻兘鎻忚堪:IC MPU COLDFIRE 100MHZ 144-LQFP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - 寰帶鍒跺櫒锛� 绯诲垪:SCF52xx 鐢㈠搧鍩硅〒妯″:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 妯欐簴鍖呰:260 绯诲垪:73S12xx 鏍稿績铏曠悊鍣�:80515 鑺珨灏哄:8-浣� 閫熷害:24MHz 閫ｉ€氭€�:I²C锛屾櫤鑳藉崱锛孶ART/USART锛孶SB 澶栧湇瑷倷:LED锛孭OR锛學DT 杓稿叆/杓稿嚭鏁�:9 绋嬪簭瀛樺劜鍣ㄥ閲�:64KB锛�64K x 8锛� 绋嬪簭瀛樺劜鍣ㄩ鍨�:闁冨瓨 EEPROM 澶у皬:- RAM 瀹归噺:2K x 8 闆诲 - 闆绘簮 (Vcc/Vdd):2.7 V ~ 5.5 V 鏁告摎杞夋彌鍣�:- 鎸暕鍣ㄥ瀷:鍏ч儴 宸ヤ綔婧害:-40°C ~ 85°C 灏佽/澶栨:68-VFQFN 瑁搁湶鐒婄洡 鍖呰:绠′欢 |
| SCF5250LPV100 | 鍒堕€犲晢:Rochester Electronics LLC 鍔熻兘鎻忚堪:- Bulk |
| SCF5250PV120 | 鍒堕€犲晢:Rochester Electronics LLC 鍔熻兘鎻忚堪:AMADEUS PLUS - Bulk |
鐧�(f膩)甯冪穵鎬ラ噰璩�锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京銆�
