MCM69C432
SCM69C432
5
MOTOROLA FAST SRAM
CAPACITANCE
(Periodically Sampled Rather Than 100% Tested)
Parameter
Symbol
Min
Max
Unit
Input Capacitance
Cin
CI/O
—
5
pF
I/O Capacitance
—
8
pF
JUNCTION TO AMBIENT THERMAL CHARACTERISTICS
Board
Air (LFPM)
θ
JA (
°
C/W)
43
1 Layer
0
1 Layer
200
36
4 Layer
0
33
4 Layer
200
29
AC OPERATING CONDITIONS AND CHARACTERISTICS
(VDD = 3.3 V
±
5%, TJ < 120
°
C, Unless Otherwise Noted)
Input Timing Measurement Reference Level
Input Pulse Levels
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input Rise/Fall Time
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.5 V
. . . . . . . . . . . . . . .
0 to 3.0 V
3 ns
Output Timing Reference Level
Output Load
. . . . . . . . . . . . . . . . . .
1.5 V
. . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 1 Unless Otherwise Noted
CONTROL PORT TIMINGS
(Voltages Referenced to VSS = 0 V, Max’s are tKHKH Dependent and Listed Values are for tKHKH = 20 ns)
Parameter
Symbol
Min
Max
Unit
Notes
Address Valid to SEL Low
tAVSL
0
—
ns
DTACK Low to Address Invalid
tDTLAX
0
—
ns
Data Valid to Select Low
tDVSL
0
—
ns
DTACK Low to Data Invalid
tDTLDX
0
—
ns
Output Valid to DTACK Low
tQVDTL
2
—
ns
WE Valid to Select Low
tWVSL
0
—
ns
DTACK Low to WE High
tDTLWH
0
—
ns
WE High to Output Active
tWHQX
2
—
ns
Select Low to DTACK Low
tSLDTL
10
—
ns
1
Select High to DTACK High
tSHDTH
10
—
ns
DTACK Low to IRQ Low
tDTLIL
10
—
ns
IRQ Low to IRQ High
tILIH
20
—
ns
DTACK Low to Select High
tDTLSH
0
—
ns
DTACK High to Select Low
tDTHSL
0
—
ns
Address Valid to Output Valid
tAVQV
—
8
ns
Select High to Output High Impedance
tSHQZ
—
8
ns
RESET Low to RESET High
tRLRH
tKHKH
—
ns
2
NOTE:
1. DTACK is delayed when a write is attempted during certain operations. See Functional Description.
2. RESET must be held low for one clock cycle, except when powering up the SCM69C432. RESET must be held low for 1 second in that case.