- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385836 > sda 9290-6 (SIEMENS AG) Picture Processor(圖象處理器) PDF資料下載
參數(shù)資料
| 型號： | sda 9290-6 |
| 廠商： | SIEMENS AG |
| 英文描述： | Picture Processor(圖象處理器) |
| 中文描述： | 圖像處理器（圖象處理器） |
| 文件頁數(shù)： | 3/28頁 |
| 文件大?。?/td> | 224K |
| 代理商： | SDA 9290-6 |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
SDA 9290-6
Semiconductor Group
3
1997-07-22
A picture signal with reduced noise and cross-color appears on the output of the IIP for
further processing. The signal will be forwarded via blocks MUXI and MUXO to the
picture memories through the outputs (YQ0-YQ7 and UVQO-UVQ7 respectively).
The coefficients of the selected class are controlled by the movement detector as a
function of pixels to prevent artifacts (loss of focus) in moving parts of the picture. The
video line for S/N measurement can be programmed by the
I
2
C-Bus register R2 (D7-D5).
Multi-Picture Processor
Signals are processed in the 4:1:1 format. The vertical-decimation line memory again
operates with 208 pixels per line to adapt the 1/9th picture format to the new picture
memory with TV-SAMs. Gray frame generation is similarly affected by this change in
pixel value.
The signal processing in the decimation filter of the MPP reduces the picture to
approximately 1/9th of its original size. This produces a basis for new features, the full
implementation of which calls for a matching MSC (SDA 9220).
Figure 8
shows how the screen is divided up. The following modes can be implemented
with the MPP:
1. Multi-Picture (automatic)
Fields are extracted from a sequence of movements at fixed intervals, reduced and
reproduced on the screen as a sequence of stills. At one position it is possible to show
a moving picture.
2. Multi-Picture (manual)
This differs from the above in that the viewer can determine at the push of a button
what phases of movement are to be stored.
3. Multi-Picture (tuner scanning)
The pictures of the sequence of stills are derived from the different TV channels and
give an overview of the programs on offer. In this mode the picture memory is
operated with a crystal-controlled clock to ensure that the picture remains stable when
switching from one channel to another.
4. Still-in-Picture
A field is extracted from the on-going program, reduced and inserted as a still in the
master channel.
5. Picture-in-Still
The on-going program is inserted as a reduced-size moving picture in a still.
The framing block that follows the decimation filter in the MPP permits frames to be
inserted in order to border the reduced-size pictures on the screen. The brightness of the
framing can be varied in eight steps by the
I
2
C Bus.
The format conversion produced in the demultiplexers for signal processing in the IIP
and MPP is reversed again in the multiplexer MUXO. The picture signal appears again
in quasi-parallel format or parallel format on the output of the MUXO block. The inputs
of the TV-SAMs are directly driven by the sixteen outputs YQ0-YQ7 and UVQ0-UVQ7.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| sda 9389x | Single-Chip Picture in Picture IC(單芯片畫中畫IC) |
| sda 9488x | Single-Chip Picture in Picture IC(單芯片畫中畫IC) |
| sda 9489x | Single-Chip Picture in Picture IC(單芯片畫中畫IC) |
| SDA2082 | application-oriented single-chip microcomputer |
| SDA2083 | 8-Bit Single-Chip Microcontrollers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SDA9290-6 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Picture Processor |
| SDA9361 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:DDC-PLUS-Deflection Controller |
| SDA9362 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:DDC-PLUS-Deflection Controller |
| SDA9380 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:EDDC MEGAVISION IC set to support single chip back end solutions for SDTV up to HDTV CRTs |
| SDA9380-B21 | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:EDDC Enhanced Deflection Controller and RGB Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。