- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1968 > SI5110-G-BC (Silicon Laboratories Inc)IC TXRX SERIAL/DESERIAL 99BGA PDF資料下載
參數(shù)資料
| 型號： | SI5110-G-BC |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 19/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC TXRX SERIAL/DESERIAL 99BGA |
| 標(biāo)準(zhǔn)包裝： | 176 |
| 系列： | SiPHY™ |
| 類型： | 收發(fā)器 |
| 驅(qū)動器/接收器數(shù)： | 1/1 |
| 規(guī)程： | SONET/SDH |
| 電源電壓： | 1.71 V ~ 1.89 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 99-BCBGA |
| 供應(yīng)商設(shè)備封裝： | 99-CBGA（11x11） |
| 包裝： | 托盤 |
| 其它名稱： | 336-1181 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
Si5110
26
Rev. 1.5
G8
LPTM
I
LVTTL
Loop Timed Operation.
When this input is set low, the recovered clock from
the receiver is divided down and used as the refer-
ence source for the transmit CMU. The narrowband
setting for the DSPLL CMU is sufficient to provide
SONET compliant jitter generation and jitter transfer
on the transmit data and clock outputs (TXD-
OUT,TXCLKOUT). Set this pin high for normal opera-
tion.
Note: This input has an internal pullup.
C4
LTR
I
LVTTL
Lock-to-Reference.
When the LTR input is set low, the receiver PLL will
lock to the selected reference clock. This function can
be used to force a stable output clock on the RXCLK1
and RXCLK2 outputs when no valid input data signal
is applied to RXDIN.
When the LTR input is set high, the receiver PLL will
lock to the RXDIN signal (normal operation).
Note: This input has an internal pullup.
A2
PHASEADJ
I
Sampling Phase Adjust.
Applying an analog voltage to this pin allows adjust-
ment of the sampling phase across the data eye.
Tieing this input to VREF nominally centers the sam-
pling phase.
E10
F10
REFCLK+,
REFCLK–
I
LVPECL
Differential Reference Clock.
This input is used as the Si5110 reference clock when
the REFSEL input is set high (REFSEL = 1). The ref-
erence clock sets the operating frequency of the
Si5110 transmit CMU, which is used to generate the
high-speed transmit clock TXCLKOUT. The reference
clock is also used by the Si5110 receiver CDR to cen-
ter the PLL during lock acquisition, and as a reference
for determination of the receiver lock status.
The REFCLK frequency is either 1/16th or 1/32nd of
the serial data rate (nominally 155 or 78 MHz,
respectively). The REFCLK frequency is selected
using the REFRATE input.
When REFSEL = 1, a valid reference clock must be
present.
Pin
Number(s)
Name
I/O
Signal Level
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SI9200EY | IC PROCESSOR NTWRK SOC 8SOIC |
| SI9241AEY | IC SINGLE-ENDED BUS TXRX 8SOIC |
| SI9243AEY | IC SINGLE-ENDED BUS TXRX 8SOIC |
| SIP5678CS-TR-E3 | IC SCSI 15-LINE TERM SQFP |
| SL2MOS5101EV,118 | IC I-CODE SLI PLLMC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Si5110-H-BL | 功能描述:電信線路管理 IC OC-48 STM-16 SONET SDH Trnscvr 1:16 RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| Si5110-H-GL | 功能描述:電信線路管理 IC OC-48 STM-16 SONET SDH Trnscvr 1:16 RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| SI5110-H-XL4 | 制造商:Silicon Laboratories Inc 功能描述:OC-48 TRANSCEIVER, LIA, CDR, 4:1 MUX, 1:4 DEMUX - Rail/Tube |
| SI5110-H-ZL3 | 制造商:Silicon Laboratories Inc 功能描述:OC-48 TRANSCEIVER, LIA, CDR, 4:1 MUX, 1:4 DEMUX - Rail/Tube |
| SI511BBA200M000BAGR | 制造商:Silicon Laboratories Inc 功能描述:SLLSI511BBA200M000BAGR OSC (200MHZ) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。