Si5326
70
Rev. 1.0
DOCUMENT CHANGE LIST
Revision 0.1 to Revision 0.2
Updated LVTTL to LVCMOS is Table 2, “Absolute
Maximum Ratings,” on page 6.
page 17 to show preferred external reference
interface.
Added RATE0 and changed RATE to RATE1 and
expanded RATE[1:0] description.
Changed font of register names to underlined italics.
Revision 0.2 to Revision 0.3
Changed 1.8 V operating range to ±5%.
Updated Table 1 on page 4.
Updated Table 2 on page 6.
up/pull-down.
Revision 0.3 to Revision 0.4
Updated Table 1 on page 4.
Revision 0.4 to Revision 0.41
Changed “l(fā)atency” to “skew” throughout.
Updated Table 1 on page 4.
Updated Thermal Resistance Junction to Ambient
typical specification.
Added Register Map
Revision 0.41 to Revision 0.42
Revision 0.42 to Revision 0.43
Updated Rise/Fall time values.
Revision 0.43 to Revision 0.44
Changed register address labels to decimal.
Revision 0.44 to Revision 1.0
Updated first page format to add chip image and pin
out
Updated Functional Block Diagram
Updated Section “1.Electrical Specifications” to
include ac/dc specifications from the Si53xx Family
Reference Manual (FRM)
Updated typical phase noise performance in Section
Clarified the format for FLAT [14:0]
Added list of weak pull up/down resistors in
Table 10,Updated register maps 19, 20, 46, 47, 55, 142, 143,
185
Added note to typical application circuits in Section
Updated Table 5, “Jitter Generation,” on page 14;
filled in all TBDs, and lowered typical RMS values