- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373468 > SN54AC74FK (Texas Instruments, Inc.) DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET PDF資料下載
參數(shù)資料
| 型號： | SN54AC74FK |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 通用總線功能 |
| 英文描述： | DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET |
| 中文描述： | 雙上升沿觸發(fā)的，有清除和預設功能的D型觸發(fā)器 |
| 文件頁數(shù)： | 5/7頁 |
| 文件大小： | 111K |
| 代理商： | SN54AC74FK |
SN54AC74, SN74AC74
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH CLEAR AND PRESET
SCAS521C – AUGUST 1995 – REVISED SEPTEMBER 1996
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements over recommended operating free-air temperature range,
V
CC
= 5 V
0.5 V (unless otherwise noted) (see Figure 1)
TA = 25
°
C
MIN
SN54AC74
MIN
SN74AC74
MIN
UNIT
MAX
MAX
MAX
fclock
Clock frequency
0
140
0
140
0
140
MHz
tw
Pulse duration
PRE or CLR low
4.5
5.5
5
ns
CLK
4.5
5.5
5
tsu
Set p time data before CLK
Setup time, data before CLK
↑
Data
3
4
3
ns
PRE or CLR inactive
0
0.5
0
th
Hold time, data after CLK
↑
0.5
0.5
0.5
ns
switching characteristics over recommended operating free-air temperature range,
V
CC
= 3.3 V
0.3 V (unless otherwise noted) (see Figure 1)
PARAMETER
FROM
(INPUT)
TO
TA = 25
°
C
TYP
SN54AC74
MIN
SN74AC74
MIN
UNIT
(OUTPUT)
MIN
MAX
MAX
MAX
fmax
tPLH
tPHL
tPLH
tPHL
100
125
70
95
MHz
PRE or CLR
Q or Q
3.5
8
12
1
13
2.5
13
ns
4
10.5
12
1
14
3.5
13.5
CLK
Q or Q
4.5
8
13.5
1
17.5
4
16
ns
3.5
8
14
1
13.5
3.5
14.5
switching characteristics over recommended operating free-air temperature range,
V
CC
= 5 V
0.5 V (unless otherwise noted) (see Figure 1)
PARAMETER
FROM
(INPUT)
TO
TA = 25
°
C
TYP
SN54AC74
MIN
SN74AC74
MIN
UNIT
(OUTPUT)
MIN
MAX
MAX
MAX
fmax
tPLH
tPHL
tPLH
tPHL
140
160
95
125
MHz
PRE or CLR
Q or Q
2.5
6
9
1
9.5
2
10
ns
3
8
9.5
1
10.5
2.5
10.5
CLK
Q or Q
3.5
6
10
1
12
3
10.5
ns
2.5
6
10
1
10
2.5
10.5
operating characteristics, V
CC
= 3.3 V, T
A
= 25
°
C
PARAMETER
TEST CONDITIONS
TYP
UNIT
Cpd
Power dissipation capacitance
CL = 50 pF,
f = 1 MHz
45
pF
相關PDF資料 |
PDF描述 |
|---|---|
| SN54AC74J | DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET |
| SN54AC74W | DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET |
| SN74AC86DB | Low Voltage CMOS Hex Schmitt Inverter With 5 V-Tolerant Inputs; Package: SOIC 14 LEAD; No of Pins: 14; Container: Rail; Qty per Container: 55 |
| SN54AC86J | QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES |
| SN54AC86W | QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SN54AC74J | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET |
| SN54AC74W | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET |
| SN54AC86 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES |
| SN54AC86_06 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES |
| SN54AC86FK | 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES |
發(fā)布緊急采購，3分鐘左右您將得到回復。