- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376409 > SN54LS166 (Motorola, Inc.) 8-BIT SHIFT REGISTERS PDF資料下載
參數(shù)資料
| 型號(hào)： | SN54LS166 |
| 廠商： | Motorola, Inc. |
| 英文描述： | 8-BIT SHIFT REGISTERS |
| 中文描述： | 8位轉(zhuǎn)換寄存器 |
| 文件頁數(shù)： | 1/4頁 |
| 文件大?。?/td> | 106K |
| 代理商： | SN54LS166 |
5-1
FAST AND LS TTL DATA
8-BIT SHIFT REGISTERS
The SN54L/74LS166 is an 8-Bit Shift Register. Designed with all inputs
buffered, the drive requirements are lowered to one 54/74LS standard load.
By utilizing input clamping diodes, switching transients are minimized and
system design simplified.
The LS166 is a parallel-in or serial-in, serial-out shift register and has a
complexity of 77 equivalent gates with gated clock inputs and an overriding
clear input. The shift/load input establishes the parallel-in or serial-in mode.
When high, this input enables the serial data input and couples the eight
flip-flops for serial shifting with each clock pulse. Synchronous loading occurs
on the next clock pulse when this is low and the parallel data inputs are
enabled. Serial data flow is inhibited during parallel loading. Clocking is done
on the low-to-high level edge of the clock pulse via a two input positive NOR
gate, which permits one input to be used as a clock enable or clock inhibit
function. Clocking is inhibited when either of the clock inputs are held high,
holding either input low enables the other clock input. This will allow the
system clock to be free running and the register stopped on command with
the other clock input. A change from low-to-high on the clock inhibit input
should only be done when the clock input is high. A buffered direct clear input
overrides all other inputs, including the clock, and sets all flip-flops to zero.
Synchronous Load
Direct Overriding Clear
Parallel to Serial Conversion
14
13
12
11
10
9
1
2
A
3
B
4
C
5
D
6
7
16
15
8
VCC
SERIAL
INPUT
SHIFT/
LOAD
H
QH
G
E
F
CLEAR
CLOCK
INHIBIT
CLOCK GND
PARALLEL
INPUT OUTPUT
PARALLEL INPUTS
PARALLEL INPUTS
SHIFT/
LOAD
SERIAL INPUT
CLOCK
INHIBIT
H
QH
G
F
E
A
B
C
D
CK
CLEAR
FUNCTION TABLE
INPUTS
OUTPUTS
QH
CLEAR
LOAD
INHIBIT
CLOCK
SERIAL
PARALLEL
INTERNAL
OUTPUT
SHIFT/
CLOCK
A . . . H
QA
L
QA0
a
H
L
QA0
QB
L
QB0
b
QAn
QAn
QB0
L
H
H
H
H
H
X
X
L
H
H
X
X
L
L
L
L
H
X
L
↑
↑
↑
↑
X
X
X
H
L
X
X
X
L
QH0
h
QGn
QGn
QH0
a . . . h
X
X
X
SN54/74LS166
8-BIT SHIFT REGISTERS
LOW POWER SCHOTTKY
J SUFFIX
CERAMIC
CASE 620-09
N SUFFIX
PLASTIC
CASE 648-08
16
1
16
1
ORDERING INFORMATION
SN54LSXXXJ
SN74LSXXXN
SN74LSXXXD
Ceramic
Plastic
SOIC
16
1
D SUFFIX
SOIC
CASE 751B-03
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN54LS166J | 8-BIT SHIFT REGISTERS |
| SN74LS166D | 3.3 - 3.9GHz 1 Watt High Linearity Amplifier |
| SN74LS166N | 1.7 - 2.7GHz 2 Watt High Linearity Amplifier |
| SN54LS168 | BCD DECADE/MODULO 16 BINARY SYNCHRONOUS BI-DIRECTIONAL COUNTERS |
| SN54LS168J | BCD DECADE/MODULO 16 BINARY SYNCHRONOUS BI-DIRECTIONAL COUNTERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN54LS166AJ | 制造商:Texas Instruments 功能描述:Shift Register Single 8-Bit Serial/Parallel to Serial 16-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:SHIFT REGISTER SGL 8BIT SERL/PARALLEL TO SERL 16CDIP - Rail/Tube |
| SN54LS169BJ | 制造商:Texas Instruments 功能描述:Counter Single 4-Bit Sync Binary UP/Down 16-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:COUNTER SGL 4BIT SYNC BINARY UP/DOWN 16CDIP - Rail/Tube |
| SN54LS170J | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SN54LS173AJ | 制造商:Texas Instruments 功能描述:Flip Flop D-Type Bus Interface Pos-Edge 3-ST 1-Element 16-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:FLIP FLOP D-TYPE BUS INTRFC POS-EDGE 3-ST 1-ELEM 16CDIP - Rail/Tube |
| SN54LS174J | 制造商:Texas Instruments 功能描述:Flip Flop D-Type Bus Interface Pos-Edge 1-Element 16-Pin CDIP Tube 制造商:Texas Instruments 功能描述:FLIP FLOP D-TYPE BUS INTRFC POS-EDGE 1-ELEM 16CDIP - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。