- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3788 > SPC5517EAMMG66 (Freescale Semiconductor)IC MCU 32B 1.5MB FLASH 208MAPBGA PDF資料下載
參數(shù)資料
| 型號： | SPC5517EAMMG66 |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 27/54頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU 32B 1.5MB FLASH 208MAPBGA |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 系列： | MPC55xx Qorivva |
| 核心處理器： | e200z1 |
| 芯體尺寸： | 32-位 |
| 速度： | 66MHz |
| 連通性： | CAN，EBI/EMI，I²C，SCI，SPI |
| 外圍設(shè)備： | DMA，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 144 |
| 程序存儲器容量： | 1.5MB（1.5M x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 80K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 4.5 V ~ 5.25 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 40x12b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 125°C |
| 封裝/外殼： | 208-BGA |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
Electrical Characteristics
MPC5510 Microcontroller Family Data Sheet, Rev. 3
Freescale Semiconductor
33
2.9
FMPLL Electrical Characteristics
Table 14. FMPLL Electrical Specifications 1
1 V
DDSYN = 3.0V to 3.6 V, VSSSYN = 0 V, TA = TL to TH
Num
Characteristic
Symbol
Min.
Value
Max.
Value
Unit
1
System frequency2
-40 oC
≤ T
J ≤ 120
oC
-40 oC
≤ T
J ≤ 145
oC
2 The maximum value is without frequency modulation turned on. If frequency modulation is turned on, the maximum value
(average frequency) must be de-rated by the percentage of modulation enabled.
fsys
375
80000 3
66000
3 80 MHz is only available in the 208 pin package.
kHz
2
PLL Reference Frequency (output of predivider)
fpllref
410
MHz
3
VCO Frequency4
4 Optimum performance is achieved with the highest VCO frequency feasible based on the highest ERFD that results in the desired
PLL frequency.
fvco
192
500
MHz
4
PLL Frequency 5
-40 oC
≤ T
J ≤ 120
oC
-40 oC
≤ T
J ≤ 145
oC
5 The VCO frequency range is higher than the maximum allowable PLL frequency. The synthesizer control register 2’s enchanced
reduced frequency divider (FMPLL_SYNCR2[ERFD]) in enhanced operation mode must be programmed to divide the VCO
frequency within the PLL frequency range.
fpll
3
80 3
66
MHz
5
Loss of Reference Frequency 6
6 Loss of reference frequency is the reference frequency detected by the PLL which then transitions into self clocked mode.
fLOR
100
1000
kHz
6
Self Clocked Mode Frequency 7
7 Self clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls below f
LOR.
fSCM
13
35
MHz
7
PLL Lock Time 8
8 This specification applies to the period required for the PLL to relock after changing the enhanced multiplication factor divider
(EMFD) bits in the synthesizer control register 1 (SYNCR1) in enhanced operation mode.
tlpll
—750
μs
8
Frequency un-LOCK Range
fUL
– 4.0
4.0
% fsys
9
Frequency LOCK Range
fLCK
– 2.0
2.0
% fsys
10
CLKOUT Cycle-to-cycle Jitter,9, 10
9 Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f
sys.
Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise
injected into the PLL circuitry via VDDSYN and VSSSYN and variation in crystal oscillator frequency increase the jitter percentage
for a given interval. CLKOUT divider set to divide-by-2.
10 Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of C
jitter + Cmod.
Cjitter
– 5
5
% fclkout
10a
CLKOUT Jitter at 10 s period 9,10, 11
11 The PLL % jitter reduces with more cycles. 10 s was picked for a reference point for LIN (100 Kbits), slower speeds will have
even less % jitter.
Cjitter
– 0.05
0.05
% fclkout
11
Frequency Modulation Depth 1% Setting 12,13
(fsysMax must not be exceeded)
12 Modulation depth selected must not result in f
sys value greater than the fsys maximum specified value.
13 These depth ranges are obtained by filtering the raw cycle-to-cycle clock frequency data to eliminate the presence of the the
normal clock jitter riding on top of the FM waveform. The allowable modulation rates are 400 kHz to 1 MHz.
Cmod
0.5
2
%fsys
12
Frequency Modulation Depth 2% Setting 12,13
(fsysMax must not be exceeded)
Cmod
13
%fsys
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SPC5516EAMMG66 | IC MCU 32BIT 1MB FLASH 208MAPBGA |
| MCF51JM64VLH | IC MCU 64KB FLASH 64LQFP |
| MCF51JM64VQH | IC MCU 64KB FLASH 64QFP |
| MC908AP8CFBE | IC MCU 8K FLASH 8MHZ 44QFP |
| S9S08DZ48F1MLC | IC MCU 8BIT 48KB FLASH 32LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SPC5517EAVLU66 | 制造商:Freescale Semiconductor 功能描述: |
| SPC5517EBMLQ66 | 功能描述:32位微控制器 - MCU AN15 FIXED RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT |
| SPC5517EBMLQ66R | 制造商:Freescale Semiconductor 功能描述: |
| SPC5517EBVLQ66 | 制造商:Freescale Semiconductor 功能描述: |
| SPC5517GAMLQ66 | 制造商:Freescale Semiconductor 功能描述:1.5MB FLASH,Z1+Z0+FLEXRA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。