- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373489 > SPT7920SCJ (Electronic Theatre Controls, Inc.) 12-BIT, 10 MSPS, TTL, A/D CONVERTER PDF資料下載
參數(shù)資料
| 型號(hào)： | SPT7920SCJ |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 12-BIT, 10 MSPS, TTL, A/D CONVERTER |
| 中文描述： | 12位，10 MSPS的，TTL電平的A / D轉(zhuǎn)換器 |
| 文件頁數(shù)： | 7/11頁 |
| 文件大?。?/td> | 114K |
| 代理商： | SPT7920SCJ |
SPT
7
3/10/97
SPT7920
Figure 2 - Typical Interface Circuit
TYPICAL INTERFACE CIRCUIT
The SPT7920 requires few external components to achieve
the stated operation and performance. Figure 2 shows the
typical interface requirements when using the SPT7920 in
normal circuit operation. The following section provides a
description of the pin functions and outlines critical perfor-
mance criteria to consider for achieving the optimal device
performance.
POWER SUPPLIES AND GROUNDING
The SPT7920 requires -5.2 V and +5 V analog supply
voltages. The +5 V supply is common to analog V
CC
and
digital DV
CC
. A ferrite bead in series with each supply line is
intended to reduce the transient noise injected into the
analog V
CC
. These beads should be connected as closely as
possible to the device. The connection between the beads
and the SPT7920 should not be shared with any other
device. Each power supply pin should be bypassed as
closely as possible to the device. Use 0.1
μ
F for V
EE
and
V
CC
, and 0.01
μ
F for DV
CC
(chip caps are preferred).
AGND and DGND are the two grounds available on the
SPT7920. These two internal grounds are isolated on the
device. The use of ground planes is recommended to achieve
optimum device performance. DGND is needed for the DV
CC
return path (40 mA typical) and for the return path for all digital
output logic interfaces. AGND and DGND should be sepa-
rated from each other and connected together only at the
device through a ferrite bead.
A Schottky or hot carrier diode connected between AGND
and V
EE
is required. The use of separate power supplies
between V
CC
and DV
CC
is not recommended due to potential
power supply sequencing latch-up conditions. Using the
recommended interface circuit shown in figure 2 will provide
optimum device performance for the SPT7920.
VOLTAGE REFERENCE
The SPT7920 requires the use of two voltage references: V
FT
and V
FB
. V
FT
is the force for the top of the voltage reference
ladder (+2.5 V typ), V
FB
(-2.5 V typ) is the force for the bottom
of the voltage reference ladder. Both voltages are applied
across an internal reference ladder resistance of 800 ohms.
The +2.5 V voltage source for reference V
FT
must be current
limited to 20 mA maximum if a different driving circuit is used
in place of the recommended reference circuit shown in figures
2 and 3. In addition, there are five reference ladder taps (V
ST
,
V
RT1,
V
RT2,
V
RT3,
and V
SB
). V
ST
is the sense for the top of
the reference ladder (+2.0 V), V
RT2
is the midpoint of the
ladder (0.0 V typ) and V
SB
is the sense for the bottom of the
reference ladder (-2.0 V). V
RT1
and V
RT3
are quarter point
ladder taps (+1.0 and -1.0 V typical, respectively). The
voltages seen at V
ST
and V
SB
are the true full scale input
voltages of the device when V
FT
and V
FB
are driven to the
recommended voltages (+2.5 V and -2.5 V typical respec-
tively). V
ST
and V
SB
should be used to monitor the actual full
scale input voltage of the device. V
RT1,
V
RT2
and V
RT3
should not be driven to the expected ideal values as is
commonly done with standard flash converters. When not
being used, a decoupling capacitor of .01
μ
F connected to
AGND from each tap is recommended to minimize high
frequency noise injection.
- 5.2 V
COARSE
A/D
ANALOG
PRESCALER
SUCCESSIVE
INTERPOLATION
STAGE # 1
SUCCESSIVE
INTERPOLATION
STAGE # N
D
4
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
D12
D
IC1
(REF-03)
6
5
2
4
+ 5 V
+
VOUT
Trim
GND
VIN
1 μF
C1
.01 μF
+
-
10 k
1
3
2
4
8
7
6
10 k
30 k
30 k
C19
1 μF
+
+5 V
C18
.01 μF
C17
.01 μF
CLK
VIN
VFT
VST
VRT3
VRT2
VRT1
VSB
VFB
R
2R
2R
2R
2R
R
+
C16
1 μF
CLK
VIN
(±2 V)
IC2
OP-07
VE
VC
DC
32
VE
VC
DC
A
D
D
A
C15
10 μF
C14
10 μF
+
D1
C12
.01 μF
+
+2.5 V
-2.5 V
FB
+5 V
(Analog)
AGND
DGND
-5.2 V
(Analog)
F
F
17
24
21
22
23
25
26
27
28
18
31
19
30
20
29
16
1
15
(OVERRANGE)
(MSB)
(LSB)
14
13
12
11
10
9
8
7
6
5
4
3
2
C13
.01 μF
R1
100
± 2.5 V Max
C2
.01 μF
C3
.01 μF
C4
.01 μF
C5
.01 μF
C6
.01 μF
C7
.01 μF
C8
.1 μF
C9
.1 μF
C10
C11
Notes to prevent latch-up due to power sequencing:
1)D1 = Schottky or hot carrier diode, P/N IN5817.
2)FB = Ferrite bead, Fair Rite P/N 2743001111
to be mounted as close to the device as possible. The ferrite bead to the ADC
3)possible.
4)Use of a separate supply for VCC and DVCC is not recommended.
6)C8, C9, C10 and C11 should be ten times larger than C12 and C13.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SPT7920SCQ | 12-BIT, 10 MSPS, TTL, A/D CONVERTER |
| SPT7920 | 12-BIT, 10 MSPS, TTL, A/D CONVERTER |
| SPT9110 | 100 MSPS SINGLE-TO-DIFFERENTIAL TRACK-AND-HOLD |
| SPT9110SIS | 100 MSPS SINGLE-TO-DIFFERENTIAL TRACK-AND-HOLD |
| SPT9687 | DUAL ULTRAFAST VOLTAGE COMPARATOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SPT7920SCQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12-BIT, 10 MSPS, TTL, A/D CONVERTER |
| SPT7921 | 制造商:CADEKA 制造商全稱:CADEKA 功能描述:12-BIT, 20 MSPS, TTL, A/D CONVERTER |
| SPT7921SCJ | 制造商:CADEKA 制造商全稱:CADEKA 功能描述:12-BIT, 20 MSPS, TTL, A/D CONVERTER |
| SPT7921SCQ | 制造商:CADEKA 制造商全稱:CADEKA 功能描述:12-BIT, 20 MSPS, TTL, A/D CONVERTER |
| SPT7922 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12-BIT, 30 MSPS, TTL, A/D CONVERTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。