- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3761 > ST16C452IJ68PS-F (Exar Corporation)IC UART W/PAR PORT DUAL 68PLCC PDF資料下載
參數(shù)資料
| 型號： | ST16C452IJ68PS-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 6/30頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC UART W/PAR PORT DUAL 68PLCC |
| 標(biāo)準(zhǔn)包裝： | 19 |
| 特點： | * |
| 通道數(shù)： | 2，DUART |
| FIFO's： | 1 字節(jié) |
| 規(guī)程： | 打印機(jī) |
| 電源電壓： | 2.97 V ~ 5.5 V |
| 帶并行端口： | 是 |
| 帶故障啟動位檢測功能： | 是 |
| 帶調(diào)制解調(diào)器控制功能： | 是 |
| 帶CMOS： | 是 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 68-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 68-PLCC |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
14
ST16C452/452PS
Rev. 3.20
A2 A1 A0
Register
BIT-7
BIT-6
BIT-5
BIT-4
BIT-3
BIT-2
BIT-1
BIT-0
[Default]
Note 5*
Printer Port Register Set: Note 3*
[X]
0
PR[00]
bit-7
bit-6
bit-5
bit-4
bit-3
bit-2
bit-1
bit-0
[X]
0
PR[00]
bit-7
bit-6
bit-5
bit-4
bit-3
bit-2
bit-1
bit-0
[X]
0
1
SR[4F]
-Busy
-ACK
PE
SLCT
Error
-IRQ
logic
State
“1”
[X]
0
1
IOSEL
bit-7
bit-6
bit-5
bit-4
bit-3
bit-2
bit-1
bit-0
[X]
1
0
COM[E0]
logic
-INTP
-SLCTIN
INIT
-Auto
-STROBE
“1”
Enable
FDXT
[X]
1
0
CON[00]
[X]
PD 0-7
-INTP
-SLCTIN
INIT
-Auto
-STROBE
IN/OUT
Enable
FDXT
Note 1* The General Register set is accessible only when CS A or CS B is a logic 0.
Note 2* The Baud Rate register set is accessible only when CS A or CS B is a logic 0 and LCR bit-7 is a logic 1.
Note 3*: Printer Port Register set is accessible only when -CSP is a logic 0 in conjunction with the states of the
interface signal BIDEN and Printer Control Register bit-5 or IOSEL register.
Note 5* The value between the square brackets represents the register’s initialized HEX value, X = N/A.
UART REGISTER DESCRIPTIONS
Transmit (THR) and Receive (RHR) Holding Reg-
isters
The serial transmitter section consists of an 8-bit
Transmit Hold Register (THR) and Transmit Shift
Register (TSR). The status of the THR is provided in
the Line Status Register (LSR). Writing to the THR
transfers the contents of the data bus (D7-D0) to the
THR, providing that the THR or TSR is empty. The
THR empty flag in the LSR register will be set to a logic
1 when the transmitter is empty or when data is
transferred to the TSR. Note that a write operation can
be performed when the transmit holding register
empty flag is set (logic 0 = Buffer full).
The serial receive section also contains an 8-bit
Receive Holding Register, RHR. Receive data is
removed from the 452/452PS by reading the RHR
register. The receive section provides a mechanism to
prevent false starts. On the falling edge of a start or
false start bit, an internal receiver counter starts
counting clocks at the 16x clock rate. After 7 1/2 clocks
the start bit time should be shifted to the center of the
start bit. At this time the start bit is sampled and if it is
still a logic 0 it is validated. Evaluating the start bit in
this manner prevents the receiver from assembling a
false character. Receiver status codes will be posted
in the LSR.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XR16V2651IL-F | IC UART FIFO 32B DUAL 32QFN |
| XR16M2651IL32-F | IC UART FIFO 32B DUAL 32QFN |
| XR88C192IVTR-F | IC UART FIFO DUAL 44LQFP |
| XR68C681JTR-F | IC UART CMOS DUAL 44PLCC |
| XR16V2752IL-F | IC UART FIFO 64B DUAL 32QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST16C452IJ68TR-F | 制造商:Exar Corporation 功能描述:UART 2-CH 3.3V/5V 68-Pin PLCC T/R 制造商:Exar Corporation 功能描述:ST16C452IJ68TR-F |
| ST16C452PS | 制造商:EXAR 制造商全稱:EXAR 功能描述:DUAL UART WITH PARALLEL PRINTER PORT |
| ST16C454 | 制造商:EXAR 制造商全稱:EXAR 功能描述:QUAD UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER (UART) |
| ST16C454_05 | 制造商:EXAR 制造商全稱:EXAR 功能描述:QUAD UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER (UART) |
| ST16C454CJ | 制造商:Exar Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。