參數(shù)資料
型號(hào)： ST52E430B/D
廠商： STMICROELECTRONICS
元件分類： 微控制器/微處理器
英文描述： 8-BIT, UVPROM, 20 MHz, MICROCONTROLLER, CDIP32
封裝： WINDOWED, SHRINK, CERAMIC, DIP-32
文件頁(yè)數(shù)： 40/120頁(yè)
文件大?。?/td> 502K
代理商： ST52E430B/D
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)當(dāng)前第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
26/120
ST52T430/E430
the EPROM operations, changing the Memory
Lock Status from 0 to 1 .
RST_ADD signal resets the memory address
register and the Memory Lock Status. For this
reason, when the RST_ADD becomes high, it is
necessary to unlock the memory to read or write.
INC_ADD signal increments the memory
address.
RST_CONF signal resets the EPROM
Configuration Register. When RST_CONF is
high, the DATA I/O Port A is in output, otherwise
it is always in input.
INC_CONF signal increments the EPROM
Configuration Register value.
PHASE signal validates the operation selected by
means of EPROM Configuration Register value.
3.1.1 EPROM Operation
To execute one EPROM operation (See Table 3.1),
the corresponding identification value must be
loaded in the EPROM Configuration Register. The
signal timing is the following: RST_ADD= high and
PHASE= high, RST_CONF changes from low to
high level, to reset the EPROM Configuration
Register, and INC_CONF signal generates a
number of positive pulses equal to the value to be
loaded. After this sequence, a negative pulse of
the PHASE signal will validate the selected
operation. The minimum PHASE signal pulse
width must be 10 ms for the EPROM Writing
Operation and 100 ns for the others.
When RST_CONF is high, the DATA I/O Port A is
enabled in output and the reading / verify
operation results are available.
After a writing operation, when RST_CONF is high,
the Port A is in output with no valid data.
3.1.2 EPROM Locking
The Memory Lock operation, that is identified with
the number 4 in the EPROM Configuration
Register, writes “0" in the Memory Lock Cell.
At the beginning of an External Operation, when
RST_ADD signal changes from low level to high
level, the Memory Lock Status is “0", therefore it is
necessary to unlock it before to proceed.
To unlock the Memory Lock Status the operation,
that is identified with the number 2 in the EPROM
Configuration Register must be executed (see
Figure 3.2).
The Memory Lock Status can be changed only if
Memory Lock Cell is “1", therefore, for this reason,
after a Memory Lock operation it is not possible to
execute external operations except to read (or
verify) the OTP Code and the Memory Lock Status
3.1.3 EPROM Writing
When the memory is blank, all the bits are at logic
level “1". The data are introduced by programming
only the zeros in the desired memory location;
however all input data must contain both ”1" and
“0".
The only way to change “0" into ”1" is to erase the
whole memory (by exposure to Ultra Violet light)
and reprogram it.
The memory is in Writing mode when the EPROM
Configuration Register value is 3.
The VPP voltage must be 12V±5%, with stable data
on the data bus PA(0:7).
The signals timing is the following (see Figure 3.2):
1) RST_ADD and RST_CONF change from low to
high level,
2) two pulses on INC_CONF signal load the
Memory Unlock operation code,
3) a negative pulse (100 ns) on the PHASE signal
validates the Memory Unlock operation,
4) a negative pulse on RST_CONF signal resets
the EPROM Configuration Register,
5) three positive pulses on INC_CONF load the
Memory Writing operation code,
6) a train of positive pulses on INC_ADD signal
increments the memory location address up to the
requested value (generally this is a sequencial
operation and only one pulse is used),
7) a negative pulse (10 ms) on the PHASE signal
validates the Memory Writing operation,
3.1.4 EPROM Reading / Verify Margin Mode
The reading phase is executed with VPP=5V±5%,
instead of verify phase that needs VPP= 12V±5%.
The Memory Verify operation is available in order
to verify the correctness of the data written. It is
possible to execute a Memory Verify Margin Mode
operation immediately after the writing of each
byte and in this case (see Figure 3.2):
1) a positive pulse on RST_CONF signal resets the
EPROM Configuration Register, if it was not
already reseted
2) one positive pulse on INC_CONF load the
Memory Reading/Verify operation code,
3) a negative pulse (100 ns) on the PHASE signal
validates the Memory Reading / Verify operation,
4) a negative pulse on RST_CONF signal puts in
the PA(0:7) port the value stored in the actual
memory address and resets the EPROM
Configuration Register.
Then, if any error in writing occurred, the user has
to repeat the EPROM writing.
相關(guān)PDF資料
PDF描述
ST52F510F1M6 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDSO20
ST52F510G0B6 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDIP28
ST52F513F0M6 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDSO20
ST52F513F1B6 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDIP20
ST52F513G1M6 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDSO28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST52E430K1B6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT INTELLIGENT CONTROLLER UNIT ICU Three Timer/PWMs, ADC, SCI
ST52E430K1M6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT INTELLIGENT CONTROLLER UNIT ICU Three Timer/PWMs, ADC, SCI
ST52E430K1T6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT INTELLIGENT CONTROLLER UNIT ICU Three Timer/PWMs, ADC, SCI
ST52E430K2B6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT INTELLIGENT CONTROLLER UNIT ICU Three Timer/PWMs, ADC, SCI
ST52E430K2M6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT INTELLIGENT CONTROLLER UNIT ICU Three Timer/PWMs, ADC, SCI
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*