參數(shù)資料
型號: ST6393
廠商: 意法半導(dǎo)體
英文描述: 8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD
中文描述: 8位微控制器HCMOS電視頻率合成帶OSD
文件頁數(shù): 39/68頁
文件大小: 560K
代理商: ST6393
Start/StopAcknowledge.
Thetiming specsofthe
S-BUS protocol require that data on the SDA (only
on this line for I
2
CBUS) and SEN lines be stable
during the “high” time of SCL. Two exceptions to
this rule are foreseen and they are used to signal
the startand stopcondition of datatransfer.
-
On S-BUS by a transition of the SEN line (10
Start, 01 Stop) while the SCL line is at high
level.
-
On I
2
CBUS by a transition of the SDA line (10
Start, 01 Stop) while the SCL line is at high
level.
Data are transmitted in 8-bit groups; after each
group, aninth bit is interposed,with thepurpose of
acknowledging the transmitting sequence (the
transmitdeviceplacea “1” onthe bus,the acknow-
ledgingreceiver a “0”).
Interface Protocol.
This paragraphdeals with the
description of data protocol structure. The inter-
face protocolincludes:
- A startcondition
- A “slave chip address” byte, transmitted by the
master,containingtwo differentinformation:
a.
the code identifying the device the master
wants to address(this informationis presentin
the first sevenbits)
b.
the direction of transmission on the bus (this
information is given in the 8th bit of the byte);
“0” means “Write”, that is from the master to
the slave, while “1” means “Read”. The ad-
dressed slave mustalways acknowledge.
SERIAL PERIPHERAL INTERFACE
(Continued)
The sequence from, nowon, is different according
to the value ofR/W bit.
1. R/W = “0” (Write)
In all the following bytes the master acts as trans-
mitter; the sequencefollows with:
a.
anoptionaldata byteto address(if needed)the
slave locationto be written (it canbe a wordad-
dressin a memory or a registeraddress,etc.).
b.
a “data” byte which will be written at the ad-
dressgiven in theprevious byte.
c.
furtherdata bytes.
d.
a STOPcondition
A data transferis always terminated bya stop con-
dition generatedfrom the master. The ST639x pe-
ripheral must finish with a stop condition before
another startisgiven. Figure 44 showsanexample
of write operation.
2. R/W = “1” (Read)
In this case the slave acts as transmitter and,
therefore, the transmissiondirection ischanged. In
read mode two differentconditions can be consid-
ered:
a.
The master reads slaveimmediately after first
byte. In this case after the slaveaddress sent
from the master with read condition enabled
the master transmitter becomes master re-
ceiver and the slave receiver becomes slave
transmitter.
b.
The master reads a specified registeror loca-
tion of the slave.In thiscase the first sent byte
will containthe slaveaddress with write condi-
tion enabled, then the second byte will specify
the address of the register to be read. At this
moment a new startis given together with the
slave addressin read modeand theprocedure
will proceedas described in previous point “a”.
ST6391,92,93,95,97,99
35/64
相關(guān)PDF資料
PDF描述
ST6395 8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD
ST6397 8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD
ST6399 MOSFET; Transistor Polarity:P Channel; Drain Source Voltage, Vds:-30V; Continuous Drain Current, Id:-4.1A; On-Resistance, Rds(on):0.08ohm; Rds(on) Test Voltage, Vgs:-10V; Package/Case:8-1206; Leaded Process Compatible:No
ST63P06 8-BIT HCMOS PIGGYBACK MCUs FOR TV APPLICATIONS
ST63P07 8-BIT HCMOS PIGGYBACK MCUs FOR TV APPLICATIONS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST6393B1 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD
ST6395 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD
ST6395B1 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD
ST6397 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD
ST6397B1 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD