參數(shù)資料
型號(hào): ST7LITE09Y0B6
英文描述: FUSE, FORK LIFT TRUCK, 200A; Current, fuse rating:200A; Voltage rating, DC:80V; Approval category:DIN 43560/1; Depth, external:20mm; Height:1mm; Length / Height, external:0.5mm; Width, external:82mm RoHS Compliant: Yes
中文描述: ST7LITE0。 ST7SUPERLITE - 8位微控制器單電壓閃存。數(shù)據(jù)EEPROM。 ADC的。定時(shí)器。的SPI
文件頁(yè)數(shù): 69/122頁(yè)
文件大小: 1716K
代理商: ST7LITE09Y0B6
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)當(dāng)前第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
ST7LITE0, ST7SUPERLITE
69/122
8-BIT A/D CONVERTER (ADC)
(Cont’d)
11.4.3.3 Digital A/D Conversion Result
The conversion is monotonic, meaning that the re-
sult never decreases if the analog input does not
and never increases if the analog input does not.
If the input voltage (V
AIN
) is greater than or equal
to V
DDA
(high-level voltage reference) then the
conversion result in the DR register is FFh (full
scale) without overflow indication.
If input voltage (V
AIN
) is lower than or equal to
V
SSA
(low-level voltage reference) then the con-
version result in the DR register is 00h.
The A/D converter is linear and the digital result of
the conversion is stored in the ADCDR register.
The accuracy of the conversion is described in the
parametric section.
R
AIN
is the maximum recommended impedance
for an analog input signal. If the impedance is too
high, this will result in a loss of accuracy due to
leakage and sampling not being completed in the
alloted time.
11.4.3.4 A/D Conversion Phases
The A/D conversion is based on two conversion
phases as shown in
Figure 44
:
I
Sample capacitor loading [duration: t
SAMPLE
]
During this phase, the V
AIN
input voltage to be
measured is loaded into the C
ADC
sample
capacitor.
I
A/D conversion [duration: t
HOLD
]
During this phase, the A/D conversion is
computed (8 successive approximations cycles)
and the C
ADC
sample capacitor is disconnected
from the analog input pin to get the optimum
analog to digital conversion accuracy.
I
The total conversion time:
t
CONV =
t
SAMPLE
+ t
HOLD
While the ADC is on, these two phases are contin-
uously repeated.
At the end of each conversion, the sample capaci-
tor is kept loaded with the previous measurement
load. The advantage of this behaviour is that it
minimizes the current consumption on the analog
pin in case of single input channel measurement.
11.4.3.5 Software Procedure
Refer to the control/status register (CSR) and data
register (DR) in
Section 11.4.6
for the bit defini-
tions and to
Figure 44
for the timings.
ADC Configuration
The analog input ports must be configured as in-
put, no pull-up, no interrupt. Refer to the I/O
ports chapter. Using these pins as analog inputs
does not affect the ability of the port to be read as
a logic input.
In the CSR register:
– Select the CH[2:0] bits to assign the analog
channel to be converted.
ADC Conversion
In the CSR register:
– Set the ADON bit to enable the A/D converter
and to start the first conversion. From this time
on, the ADC performs a continuous conver-
sion of the selected channel.
When a conversion is complete
– The EOC bit is set by hardware.
– No interrupt is generated.
– The result is in the DR register and remains
valid until the next conversion has ended.
A write to the ADCCSR register (with ADON set)
aborts the current conversion, resets the EOC bit
and starts a new conversion.
Figure 44. ADC Conversion Timings
11.4.4 Low Power Modes
Note
: The A/D converter may be disabled by reset-
ting the ADON bit. This feature allows reduced
power consumption when no conversion is needed
and between single shot conversions.
11.4.5 Interrupts
None
Mode
Description
WAIT
No effect on A/D Converter
A/D Converter disabled.
After wakeup from Halt mode, the A/D Con-
verter requires a stabilization time before ac-
curate conversions can be performed.
HALT
ADCCSR WRITE
OPERATION
ADON
EOC BIT SET
t
SAMPLE
t
HOLD
HOLD
CONTROL
t
CONV
1
相關(guān)PDF資料
PDF描述
ST7LITE09Y0M6 FUSE, FORK LIFT TRUCK, 250A; Current, fuse rating:250A; Voltage rating, DC:80V; Approval category:DIN 43560/1; Depth, external:20mm; Height:1mm; Length / Height, external:0.5mm; Width, external:82mm RoHS Compliant: Yes
ST7LITE10F1B6 ST7LITE1 - 8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY.DATA EEPROM. ADC. 4 TIMERS. SPI
ST7LITE10F1M6 FUSE PULLER/TESTERFUSE PULLER/TESTER; Depth, external:15mm; Length:60mm; Voltage rating, AC:24V; Voltage rating, DC:24V; Width, external:20mm
ST7LITE15F1B6 CLIP FUSE 10A 5X20MM PC MOUNT
ST7LITE15F1M6 CLIP FUSE 15A VERT ATO PC MOUNT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST7LITE09Y0M6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ST7LITE0. ST7SUPERLITE - 8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY. DATA EEPROM. ADC. TIMERS. SPI
ST7LITE0X 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI
ST7LITE0XY0 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-bit microcontroller with single voltage Flash memory, data EEPROM, ADC, timers, SPI
ST7LITE1 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, 4 TIMERS, SPI
ST7LITE10F1B6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ST7LITE1 - 8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY.DATA EEPROM. ADC. 4 TIMERS. SPI