參數(shù)資料
型號(hào)： ST92T141K4M6
廠商： STMICROELECTRONICS
元件分類： 微控制器/微處理器
英文描述： 16-BIT, OTPROM, 25 MHz, MICROCONTROLLER, PDSO34
封裝： PLASTIC, SO-34
文件頁數(shù)： 31/179頁
文件大小： 1905K
代理商： ST92T141K4M6
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁
126/179
ST92141 - 3-PHASE INDUCTION MOTOR CONTROLLER (IMC)
INDUCTION MOTOR CONTROLLER (Cont’d)
INTERRUPT PENDING REGISTER (IPR)
R243 - Read/Write
Register Page: 51
Reset Value: 0000 0000 (00h)
Bit 7 = CM0:
Compare 0 of PWM pending bit.
This bit is set by hardware when the PWM counter
reaches the value in the Compare 0 register while
CM0E=1. The CM0 bit must be cleared by soft-
ware.
0: No CMP0 interrupt occurred
1: CMP0 interrupt pending
Bit 6 = CPT:
Capture of Tacho counter pending bit.
This bit is set by hardware when a Tacho signal
event occurs while CPTE=1. The CPT bit must be
cleared by software.
0: No CPT interrupt occurred
1: CPT interrupt pending
Bit 5 = OTC:
Overflow of Tacho counter pending
bit.
This bit is set by hardware on a Tacho counter
overflow while OTCE=1. The OTC bit must be
cleared by software.
0: No OTC interrupt occurred
1: OTC interrupt pending
Bit 4 = ADT:
Automatic Data Transfer pending
bit.
This bit is set by hardware when data is trans-
ferred from the preload registers to the compare
registers while ADTE=1. The ADT bit must be
cleared by software.
0: No ADT interrupt occurred
1: ADT interrupt pending
Bit 3 = ZPC:
Zero of PWM counter pending bit.
This bit is set by hardware when the PWM counter
reaches zero while ZPCE=1. The ZPC bit must be
cleared by software.
0: No ZPC interrupt occurred
1: ZPC interrupt pending
Bit 2 = CPU:
Compare U pending bit.
In Classical Mode (CMS bit = 0), this bit is set by
hardware when the PWM Counter reaches the
Compare U register value while CPUE=1.
In Zerocentered Mode (CMS bit =1), this bit is set
by hardware when the PWM Counter reaches the
Compare U register value while CPUE=1 in up or
downcounting (depending on the UDIS bit in the
PSR register). The CPU bit must be cleared by
software.
0: No CPU interrupt occurred
1: CPU interrupt pending
Bit 1 = CPV:
Compare V pending bit.
In Classical Mode (CMS bit = 0), this bit is set by
hardware when the PWM Counter reaches the
Compare V register value while CPVE=1.
In Zerocentered Mode (CMS bit =1), this bit is set
by hardware when the PWM Counter reaches the
Compare V register value while CPVE=1 in up or
downcounting (depending on the UDIS bit in the
PSR register). The CPPRS register). The CPV bit
must be cleared by software.
0: No CPV interrupt occurred
1: CPV interrupt pending
Bit 0 = CPW:
Compare W pending bit.
In Classical Mode (CMS bit = 0), this bit is set by
hardware when the PWM Counter reaches the
Compare W register value while CPWE=1.
In Zerocentered Mode (CMS bit =1), this bit is set
by hardware when the PWM Counter reaches the
Compare W register value while CPWE=1 in up or
downcounting (depending on the UDIS bit in the
PSR register). The CPW bit must be cleared by
software.
0: No CPW interrupt occurred
1: CPW interrupt pending
Note 1: None of the bits in the IPR register can be
set by software, they can only be cleared.
Note 2: To clear the bits in the IPR register, the
user must not use direct addressing bit instruc-
tions such as AND, OR, BRES, etc. because some
interrupts may not be generated as expected. To
avoid this, do the following:
To clear one pending bit of the IPR register, load
the register with the mask corresponding to the bit
to be cleared.
For example:
To clear the CPW bit, use the instruction
LD R243,#1111 1110
rather than the instruction
AND R243,#1111 1110.
70
CM0
CPT
OTC
ADT
ZPC
CPU
CPV
CPW
9
相關(guān)PDF資料
PDF描述
ST92R195C9 16-BIT, 24 MHz, MICROCONTROLLER, PQFP80
STA2058 SPECIALTY MICROPROCESSOR CIRCUIT, PQFP64
STCD1020RDG6E PLL BASED CLOCK DRIVER, PDSO8
STCD23300F35F 2330 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA12
STCD23100F35F 2310 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA12
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST92T163R4T1 功能描述:8位微控制器 -MCU OTP EPROM 20K USB/I2 RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ST92T196/JAP 制造商:STMicroelectronics 功能描述:
ST92T96N9B1/AIN 制造商:STMicroelectronics 功能描述:
ST-930 制造商:UNBRANDED 功能描述:MULTIMETER DIGITAL BARGRAPH
ST93003 功能描述:兩極晶體管 - BJT Hi Vltg FAST SWITCH PNP Pwr TRANSISTOR RoHS:否 制造商:STMicroelectronics 配置: 晶體管極性:PNP 集電極—基極電壓 VCBO: 集電極—發(fā)射極最大電壓 VCEO:- 40 V 發(fā)射極 - 基極電壓 VEBO:- 6 V 集電極—射極飽和電壓: 最大直流電集電極電流: 增益帶寬產(chǎn)品fT: 直流集電極/Base Gain hfe Min:100 A 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PowerFLAT 2 x 2
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*