- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385876 > STPCI0180BTC3 (意法半導(dǎo)體) PC Compatible Embedded Microprocessor PDF資料下載
參數(shù)資料
| 型號： | STPCI0180BTC3 |
| 廠商： | 意法半導(dǎo)體 |
| 元件分類： | 微處理器 |
| 英文描述： | PC Compatible Embedded Microprocessor |
| 中文描述： | PC兼容嵌入式微處理器 |
| 文件頁數(shù)： | 27/55頁 |
| 文件大小： | 787K |
| 代理商： | STPCI0180BTC3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
PIN DESCRIPTION
27/55
Issue 1.1
3.2.11 CARDBUS INTERFACE
(Combined with PCI / PCMCIA)
For card bus pinouts, refer to the PCI pinout.
3.2.12 PCI INTERFACE
AD[31:0]
PCI Address/Data. This is the 32-bit
multiplexed address and databus of the PCI. This
bus is driven by the master during the address
phase and data phase of write transactions. It is
driven by the target during data phase of read
transactions.
BE[3:0]#
Bus Commands/Byte Enables. These
are the multiplexed command and Byte enable
signals of the PCI bus. During the address phase
they define the command and during the data
phase they carry the Byte enable information.
These pins are inputs when a PCI master other
than the STPC Industrial owns the bus and out-
puts when the STPC Industrial owns the bus.
FRAME#
Cycle Frame. This is the frame signal of
the PCIbus. It is aninput when aPCI master owns
the bus and is an output when STPC Industrial
owns the PCI bus.
TRDY#
Target Ready.This is the target ready sig-
nal of the PCI bus. It is driven as an output when
the STPC Industrial is thetarget of the current bus
transaction. It is used as an input when STPC In-
dustrial initiates a cycle on the PCI bus.
IRDY#
Initiator Ready. This is the initiator ready
signal of the PCI bus. It is used as an output when
the STPC Industrial initiates a bus cycle on the
PCI bus. It is used as an input during the PCI cy-
cles targeted to the STPC Industrial to determine
when the current PCI master is ready to complete
the current transaction.
STOP#
Stop Transaction. STOP# is used to im-
plement thedisconnect, retry and abort protocol of
the PCI bus. It is used as an input for the bus cy-
cles initiated by the STPC Industrial and is used
as an output when a PCI master cycle is targeted
to the STPC Industrial.
DEVSEL#
I/O Device Select. This signal is used
as an input when the STPC Industrial initiates a
bus cycle on the PCI bus to determine if a PCI
slave device has decoded itself to be the target of
the current transaction. It is asserted as an output
either when the STPC Industrial is thetarget of the
current PCI transaction or when no other device
asserts DEVSEL# prior to the subtractive decode
phase of the current PCI transaction.
PAR
Parity Signal Transactions.This is the parity
signal of the PCI bus. This signal is used to guar-
antee even parity across AD[31:0], CBE[3:0]#,
and PAR. This signal is driven by the master dur-
ing the address phase and data phase of write
transactions. It is driven by the target during data
phase of read transactions. (Its assertion is identi-
cal to that of theAD bus delayed by one PCI clock
cycle)
SERR#
System Error.This is the system error sig-
nal of the PCI bus. It may, if enabled, be asserted
for one PCI clock cycle if target aborts a STPC In-
dustrial initiated PCI transaction. Its assertion by
either the STPC Industrial or by another PCI bus
agent will trigger the assertion of NMI to the host
CPU. This is an open drain output.
LOCK#
PCI Lock.This is the lock signalof the PCI
bus and is used to implement the exclusive bus
operations when acting as a PCI target agent.
PCI_REQ#[2:0]
PCI Request. These pins are the
three external PCI master requestpins. They indi-
cates to the PCI arbiter that the external agents
desire use of the bus.
PCI_GNT#[2:0]
PCI Grant. These pins indicate
that the PCI bus has been granted to the master
requesting it on its PCI_REQ#.
PCI_INT[3:0]
PCI Interrupt Request. These are
the PCI bus interrupt signals. They are to be en-
coded before connection to the STPC Industrial
using ISACLK and ISACLKX2 as the input selec-
tion strobes.
3.2.13 MONITOR INTERFACE
RED, GREEN, BLUE
RGB Video Outputs.These
are the 3 analog color outputs from the RAMDACs
VSYNC
Vertical Synchronisation Pulse. This is
the vertical synchronization signal from the VGA
controller.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STPCI0180BTI3 | PC Compatible Embedded Microprocessor |
| STPCI0166BTI3 | PC Compatible Embedded Microprocessor |
| STPR1020C | HIGH EFFICIENCY FAST RECOVERY RECTIFIER DIODES |
| STPR1020CB-TR | HIGH EFFICIENCY FAST RECOVERY RECTIFIER DIODES |
| STPR1020CB | HIGH EFFICIENCY FAST RECOVERY RECTIFIER DIODES |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STPCI0180BTI3 | 制造商:STMicroelectronics 功能描述: |
| STPCI2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STPC ATLAS DATASHEET / X86 CORE PC COMPATIBLE SYSTEM-ON-CHIP FOR TERMINALS |
| STPCI2GDY | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:X86 Core PC Compatible System-on-Chip for Terminals |
| STPCI2GDYI | 功能描述:微處理器 - MPU 120MHz x86 SoC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| STPCI2GDYIE | 制造商:STMicroelectronics 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。