- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385882 > SY100E196JYTR (MICREL INC) PROGRAMMABLE DELAY CHIP WITH ANALOG INPUT PDF資料下載
參數(shù)資料
| 型號(hào)： | SY100E196JYTR |
| 廠商： | MICREL INC |
| 元件分類： | 通用總線功能 |
| 英文描述： | PROGRAMMABLE DELAY CHIP WITH ANALOG INPUT |
| 中文描述： | SILICON DELAY LINE, COMPLEMENTARY OUTPUT, PQCC28 |
| 封裝： | LEAD FREE, PLASTIC, LCC-28 |
| 文件頁(yè)數(shù)： | 1/10頁(yè) |
| 文件大?。?/td> | 92K |
| 代理商： | SY100E196JYTR |
1
Precision Edge
SY10E196
SY100E196
Micrel, Inc.
M9999-032006
hbwhelp@micrel.com or (408) 955-1690
DESCRIPTION
FEATURES
PROGRAMMABLE DELAY
CHIP WITH ANALOG INPUT
Precision Edge
I
Up to 2ns delay range
I
Extended 100E V
EE
range of –4.2V to –5.5V
I
≈
20ps digital step resolution
I
Linear input for tighter resolution
I
>1GHz bandwidth
I
On-chip cascade circuitry
I
75Kk
input pulldown resistor
I
Fully compatible with Motorola MC10E/100E196
I
Available in 28-pin PLCC package
The SY10/100E196 are programmable delay chips
(PDCs) designed primarily for very accurate differential
ECL input edge placement applications.
The delay section consists of a chain of gates and a
linear ramp delay adjustment organized as shown in the
logic diagram. The first two delay elements feature gates
that have been modified to have delays 1.25 and 1.5
times the basic gate delay of approximately 80ps. These
two elements provide the E196 with a digitally-selectable
resolution of approximately 20ps. The required device
delay is selected by the seven address inputs D[0:6],
which are latched on-chip by a high signal on the latch
enable (LEN) control. If the LEN signal is either LOW or
left floating, then the latch is transparent.
The FTUNE input takes an analog coltage and applies
it to an internal linear ramp for reducing the 20s resolution
still further. The FTUNE input is what differentiates the
E196 from the E195.
An eighth latched input, D7, is provided for cascading
multiple PDCs for increased programmable range. The
cascade logic allows full control of multiple PDCs, at the
expense of only a single added line to the data bus for
each additional PDC, without the need for any external
gating.
Pin
Function
IN/IN
Signal Input
EN
Input Enable
D[0:7]
Mux Select Inputs
Q/Q
Signal Output
LEN
Latch Enable
SET MIN
Minimum Delay Set
SET MAX
Maximum Delay Set
CASCADE
Cascade Signal
FTUNE
Linear Voltage Input
V
CCO
V
CC
to Output
PIN NAMES
Rev.: H
Issue Date:
Amendment: /0
March 2006
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SY100E212JZ | 3-BIT SCANNABLE REGISTER |
| SY100E212JZTR | 3-BIT SCANNABLE REGISTER |
| SY100E222L | 3.3V, 1.5GHz 1 / 2 DIFFERENTIAL LVECL/LVPECL PROGRAMMABLE CLOCK GENERATOR AND 1:15 FANOUT BUFFER |
| SY100E222LTI | 3.3V, 1.5GHz 1 / 2 DIFFERENTIAL LVECL/LVPECL PROGRAMMABLE CLOCK GENERATOR AND 1:15 FANOUT BUFFER |
| SY100E222LTITR | 3.3V, 1.5GHz 1 / 2 DIFFERENTIAL LVECL/LVPECL PROGRAMMABLE CLOCK GENERATOR AND 1:15 FANOUT BUFFER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SY100E212 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3-BIT SCANNABLE REGISTER |
| SY100E212JC | 功能描述:IC REGISTER 3-BIT SCAN 28-PLCC RoHS:否 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:100E 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR) |
| SY100E212JCTR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3-BIT SCANNABLE REGISTER |
| SY100E212JZ | 功能描述:IC REGISTER 3BIT SCAN 28-PLCC RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:100E 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR) |
| SY100E212JZ TR | 功能描述:IC REGISTER 3BIT SCAN 28-PLCC RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:100E 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。