參數(shù)資料
型號： SY100E196JYTR
廠商： MICREL INC
元件分類： 通用總線功能
英文描述： PROGRAMMABLE DELAY CHIP WITH ANALOG INPUT
中文描述： SILICON DELAY LINE, COMPLEMENTARY OUTPUT, PQCC28
封裝： LEAD FREE, PLASTIC, LCC-28
文件頁數(shù)： 5/10頁
文件大?。?/td> 92K
代理商： SY100E196JYTR
5
Precision Edge
SY10E196
SY100E196
Micrel, Inc.
M9999-032006
hbwhelp@micrel.com or (408) 955-1690
Notes:
1. Duty cycle skew guaranteed only for differential operation measured from the cross point of the input to the cross point of the output.
2. This set-up time defines the amount of time prior to the input signal the delay tap of the device must be set.
3. This set-up time is the minimum time that EN must be asserted prior to the next transition of IN/IN to prevent an output response greater than
±
75mV to
that IN/IN transition.
4. This hold time is the minimum time that EN must remain asserted after a negative going IN or positive going IN to prevent an output response greater than
±
75mV to that IN/IN transition.
5. This release time is the minimum time that EN must be deasserted prior to the next IN/IN transition to ensure an output response that meets the specified
IN to Q propagation delay and transition times.
6. Specification limits represent the amount of delay added with the assertion of each individual delay control pin. The various combinations of asserted delay
control inputs will typically realize D
0
resolution steps across the specified programmable range.
7. The linearity specification guarantees to which delay control input the programmable steps will be monotonic (i.e. increasing delay steps for increasing
binary counts on the control inputs D
n
). Typically, the device will be monotonic to the D
0
input, however, under worst case conditions and process variation,
delays could decrease slightly with increasing binary counts when the D
0
input is the LSB. With the D
1
input as the LSB, the device is guaranteed to be
monotonic over all specified environmental conditions and process variation.
8. The jitter of the device is less than what can be measured without resorting to very tedious and specialized measurement techniques.
T
A
= 0
°
C
Typ.
T
A
= +25
°
C
Typ.
T
A
= +85
°
C
Min.
Typ.
Symbol
Parameter
Min.
Max.
Min.
Max.
Max.
Unit
Condition
t
PD
Propagation Delay to Output
IN to Q; Tap = 0
IN to Q; Tap = 127
EN to Q; Tap = 0
D
7
to CASCADE
ps
—
1210
3320
1250
300
1360
3570
1450
450
1510
3820
1650
700
1240
3380
1275
300
1390
3630
1475
450
1540
3880
1675
700
1440
3920
1350
300
1590
4270
1650
450
1765
4720
1950
700
t
RANGE
Programmable Range
t
PD
(max.) – t
PD
(min.)
2000
2175
—
2050
2240
—
2375
2580
—
ps
—
t
Step Delay
D
0
High
D
1
High
D
2
High
D
3
High
D
4
High
D
5
High
D
6
High
ps
6
—
—
55
115
250
505
1000
17
34
68
136
272
544
1088
—
—
105
180
325
620
1190
—
—
55
115
250
515
1030
17.5
35
70
140
280
560
1120
—
—
105
180
325
620
1220
—
—
65
140
305
620
1240
21
42
84
168
336
672
1344
—
—
120
205
380
740
1450
Lin
Linearity
D
1
D
0
—
D
1
D
0
—
D
1
D
0
—
—
7
t
skew
Duty Cycle Skew, t
PHL
–t
PLH
—
±
30
—
—
±
30
—
—
±
30
—
ps
1
t
S
Set-up Time
D to LEN
D to IN
EN to IN
ps
200
800
200
0
—
—
—
—
—
200
800
200
0
—
—
—
—
—
200
800
200
0
—
—
—
—
—
2
3
t
H
Hold Time
LEN to D
IN to EN
ps
500
0
250
—
—
—
500
0
250
—
—
—
500
0
250
—
—
—
4
t
R
Release Time
EN to IN
SET MAX to LEN
SET MIN to LEN
ps
300
800
800
—
—
—
—
—
—
300
800
800
—
—
—
—
—
—
300
800
800
—
—
—
—
—
—
5
t
jit
Jitter
—
<5
—
—
<5
—
—
<5
—
ps
8
t
r
t
f
Rise/Fall Times
20–80% (Q)
20–80% (CASCADE)
ps
—
125
300
225
450
325
650
125
300
225
450
325
650
125
300
225
450
325
650
AC ELECTRICAL CHARACTERISTICS
V
EE
= V
EE
(Min.) to V
EE
(Max.); V
CC
= V
CCO
= GND
相關(guān)PDF資料
PDF描述
SY100E212JZ 3-BIT SCANNABLE REGISTER
SY100E212JZTR 3-BIT SCANNABLE REGISTER
SY100E222L 3.3V, 1.5GHz 1 / 2 DIFFERENTIAL LVECL/LVPECL PROGRAMMABLE CLOCK GENERATOR AND 1:15 FANOUT BUFFER
SY100E222LTI 3.3V, 1.5GHz 1 / 2 DIFFERENTIAL LVECL/LVPECL PROGRAMMABLE CLOCK GENERATOR AND 1:15 FANOUT BUFFER
SY100E222LTITR 3.3V, 1.5GHz 1 / 2 DIFFERENTIAL LVECL/LVPECL PROGRAMMABLE CLOCK GENERATOR AND 1:15 FANOUT BUFFER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SY100E212 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3-BIT SCANNABLE REGISTER
SY100E212JC 功能描述:IC REGISTER 3-BIT SCAN 28-PLCC RoHS:否 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:100E 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR)
SY100E212JCTR 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3-BIT SCANNABLE REGISTER
SY100E212JZ 功能描述:IC REGISTER 3BIT SCAN 28-PLCC RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:100E 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR)
SY100E212JZ TR 功能描述:IC REGISTER 3BIT SCAN 28-PLCC RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:100E 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR)
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*