- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9264 > SY100EP195VTI (Micrel Inc)IC DELAY LINE 1024TAP 32-TQFP PDF資料下載
參數(shù)資料
| 型號： | SY100EP195VTI |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 5/18頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DELAY LINE 1024TAP 32-TQFP |
| 標準包裝： | 250 |
| 系列： | 100EP, ECL Pro® |
| 標片/步級數(shù)： | 1024 |
| 功能： | 可編程 |
| 延遲到第一抽頭： | 2.05ns |
| 接頭增量： | 10ps |
| 可用的總延遲： | 2.05ns ~ 12.2ns |
| 獨立延遲數(shù)： | 1 |
| 電源電壓： | 3 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-TQFP |
| 供應商設備封裝： | 32-TQFP |
| 包裝： | 托盤 |
13
ECL Pro
SY100EP195V
Micrel, Inc.
M9999-120505
hbwhelp@micrel.com or (408) 955-1690
FUNCTIONAL DESCRIPTION
SY100EP195V is a programmable delay line, varying the
delay of a PECL or NECL input signal by any amount between
about 2.2ns and 12.2ns. A 10-bit digital control register affords
delay steps of approximately 10ps.
SY100EP195V implements the delay using a multiplexer
chain and a set of fixed delay elements. Under digital control,
various subsets of the delay elements are included in the
signal chain. To simplify interfacing, the 10-bit digital delay
control word interfaces to PECL, CMOS, or TTL interface
standards.
Since multiplexers must appear in the delay path,
SY100EP195V has a minimum delay of about 2.2ns. Delays
below this value are not possible. In addition, when cascading
multiple SY100EP195V to extend the delay range, the
minimum delay is about 2.2ns times the number of
SY100EP195V in cascade. An eleventh control bit, D[10],
along with the CASCADE and /CASCADE outputs and the
SETMIN and SETMAX inputs, simplifies the task of cascading.
Signal Path Logic Standard
The signal path, from IN, /IN to Q, /Q, interfaces to PECL,
LVPECL, or NECL signals, as shown in Table 6. The choice
of signal path logic standard may limit possible choices for
the delay control inputs, D.
Input Enable
The /EN input gates the signal at IN, /IN. When disabled,
the input is effectively gated out, just as if a logic low was
being provided to SY100EP195V.
/EN
Value at Q, /Q
L
IN, /IN Delayed
H
Logic Low Delayed
Table 1. /EN Truth Table
Digital Control Latch
SY100EP195V can capture the digital delay control word
into its internal 11-bit latch, 10 bits for D[0:9], and an extra bit
for the D[10] cascade control. The LEN input controls the
action of this latch, as per Table 2.
Note that the LEN input is always PECL, LVPECL, or
NECL, the same as the IN, /IN signal pair. The 11-bit delay
control word, however, may also be CMOS or TTL.
LEN
Latch Action
L
Pass Through D[0:10]
H
Latch D[0:10]
Table 2. LEN Truth Table
The nominal delay value is based on the binary value in
D[0:9], where D[0] is the least significant bit, and D[9] is the
most significant bit. This delay from IN, /IN to Q, /Q is about:
t
2200 10
value D 9:0 , ps
=+
×
[]
()
Digital Control Logic Standard
When used in systems where VEE connects to ground,
SY100EP195V may interface either to PECL, CMOS, or TTL
on its D[0:10] inputs. To this end, the VCF pin sets the threshold
at which the D inputs switch between logic low and logic high.
As shown in Table 3, connecting VCF to VEF sets the
threshold to PECL (if VCC is 5V) or LVPECL (if VCC is 3.3V).
Leaving VCF and VEF open yields a threshold suitable for
detecting CMOS output logic levels. Leaving VEF open and
connecting VCF to a 1.5V source allows the D inputs to accept
TTL signals.
Logic Standard
VCF Connection
ECL, PECL
VEF
CMOS
No Connect
TTL
1.5V Source
Table 3. Digital Control Standard Truth Table
If a 1.5V source is not available, connecting VCF to VEE
through an appropriate resistor will bias VCF at about 1.5V.
The value of this resistor depends on the VCC supply, as
indicated in Table 4.
VCC
Resistor Value
3.3V
1.5k
5.0V
500
Table 4. Resistor Values for TTL Input
Cascade Logic
SY100EP195V is designed to ease cascading multiple
devices in order to achieve a greater delay range. The SETMIN
and SETMAX pins accomplish this, as set out in the
applications section below. SETMIN and SETMAX override
the delay by changing the value in the D latch register. Table
5 lists the action of these pins.
SETMIN
SETMAX
Nominal Delay (ps)
LL
As per D Latch
LH
2200 + 10 × 1024
HL
2200
HH
Not Allowed
Table 5. SETMIN and SETMAX Action
相關PDF資料 |
PDF描述 |
|---|---|
| ISL95811WFUZ | IC POT 256TAPS 5BYTES 8-MSOP |
| ISL95811WFRTZ-TK | IC POT 256TAPS 5BYTES 8-TDFN |
| VI-25Z-MV-B1 | CONVERTER MOD DC/DC 2V 60W |
| MS3450W20-24S | CONN RCPT 4POS WALL MNT W/SCKT |
| MS3450L20-24S | CONN RCPT 4POS WALL MNT W/SCKT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SY100EP195VTI TR | 功能描述:IC DELAY LINE 1024TAP 32-TQFP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 延遲線 系列:100EP, ECL Pro® 標準包裝:2,500 系列:- 標片/步級數(shù):- 功能:多個，不可編程 延遲到第一抽頭:10ns 接頭增量:- 可用的總延遲:10ns 獨立延遲數(shù):4 電源電壓:4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:14-SOIC 包裝:帶卷 (TR) |
| SY100EP196VTG | 功能描述:延遲線/計時元素 3.3V/5V 2.5 GHz Programmable Delay Line w/Fine Tune (I Temp, Green) RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| SY100EP196VTG TR | 功能描述:延遲線/計時元素 3.3V/5V 2.5 GHz Programmable Delay Line w/Fine Tune (I Temp, Green) RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| SY100EP196VTI | 功能描述:IC DELAY LINE 1024TAP 32-TQFP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 延遲線 系列:100EP, ECL Pro® 標準包裝:2,500 系列:- 標片/步級數(shù):- 功能:多個，不可編程 延遲到第一抽頭:10ns 接頭增量:- 可用的總延遲:10ns 獨立延遲數(shù):4 電源電壓:4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:14-SOIC 包裝:帶卷 (TR) |
| SY100EP196VTI TR | 功能描述:IC DELAY LINE 1024TAP 32-TQFP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 延遲線 系列:100EP, ECL Pro® 標準包裝:2,500 系列:- 標片/步級數(shù):- 功能:多個，不可編程 延遲到第一抽頭:10ns 接頭增量:- 可用的總延遲:10ns 獨立延遲數(shù):4 電源電壓:4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:14-SOIC 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。