- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9660 > SY87701ALHG TR (Micrel Inc)IC CLOCK/DATA RECOVERY 32-TQFP PDF資料下載
參數(shù)資料
| 型號： | SY87701ALHG TR |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 14/15頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK/DATA RECOVERY 32-TQFP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 系列： | AnyRate® |
| 類型： | 時(shí)鐘和數(shù)據(jù)恢復(fù)（CDR），多路復(fù)用器 |
| PLL： | 是 |
| 主要目的： | 以太網(wǎng)，SONET/SDH，ATM 應(yīng)用 |
| 輸入： | PECL |
| 輸出： | PECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:3 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 1.3Gbps |
| 電源電壓： | 3.15 V ~ 3.45 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-TQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 32-EPAD-TQFP |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | SY87701ALHGTR SY87701ALHGTR-ND |
MCP7940X
DS25009C-page 8
2011 Microchip Technology Inc.
4.0
I2C BUS CHARACTERISTICS
4.1
I2C Interface
The MCP7940X supports a bidirectional 2-wire bus and
data transmission protocol. A device that sends data
onto the bus is defined as transmitter, and a device
receiving data as receiver. The bus has to be controlled
by a master device which generates the Start and Stop
conditions, while the MCP7940X works as slave. Both
master and slave can operate as transmitter or receiver
but the master device determines which mode is
activated.
4.1.1
BUS CHARACTERISTICS
The following bus protocol has been defined:
Data transfer may be initiated only when the bus
is not busy.
During data transfer, the data line must remain
stable whenever the clock line is high. Changes in
the data line while the clock line is high will be
interpreted as a Start or Stop condition.
Accordingly, the following bus conditions have been
defined (Figure 4-1).
4.1.1.1
Bus not Busy (A)
Both data and clock lines remain high.
4.1.1.2
Start Data Transfer (B)
A high-to-low transition of the SDA line while the clock
(SCL) is high determines a Start condition. All
commands must be preceded by a Start condition.
4.1.1.3
A low-to-high transition of the SDA line while the clock
(SCL) is high determines a Stop condition. All
operations must end with a Stop condition.
4.1.1.4
Data Valid (D)
The state of the data line represents valid data when,
after a Start condition, the data line is stable for the
duration of the high period of the clock signal.
The data on the line must be changed during the low
period of the clock signal. There is one bit of data per
clock pulse.
Each data transfer is initiated with a Start condition and
terminated with a Stop condition. The number of the
data bytes transferred between the Start and Stop
conditions is determined by the master device.
4.1.1.5
Acknowledge
Each receiving device, when addressed, is obliged to
generate an Acknowledge signal after the reception of
each byte. The master device must generate an extra
clock pulse which is associated with this Acknowledge
bit.
A device that acknowledges must pull down the SDA
line during the Acknowledge clock pulse in such a way
that the SDA line is stable-low during the high period of
the Acknowledge-related clock pulse. Of course, setup
and hold times must be taken into account. During
reads, a master must signal an end of data to the slave
by NOT generating an Acknowledge bit on the last byte
that has been clocked out of the slave. In this case, the
slave (MCP7940X) will leave the data line high to
enable the master to generate the Stop condition.
FIGURE 4-1:
DATA TRANSFER SEQUENCE ON THE SERIAL BUS
Note:
The MCP7940X does not generate any
Acknowledge bits while an internal Unique
ID programming cycle is in progress, but
the user may still access the SRAM and
RTCC registers.
Address or
Acknowledge
Valid
Data
Allowed
to Change
Stop
Condition
Start
Condition
SCL
SDA
(A)
(B)
(D)
(C)
(A)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT91L34IVTR-F | IC MULTIRATE CDR QUAD 128LQFP |
| VI-210-MX-F3 | CONVERTER MOD DC/DC 5V 75W |
| VI-J4D-MX-F3 | CONVERTER MOD DC/DC 85V 75W |
| VI-J4D-MX-F2 | CONVERTER MOD DC/DC 85V 75W |
| VI-J4D-MX-F1 | CONVERTER MOD DC/DC 85V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SY87701ALHI | 制造商:Synergy 功能描述: 制造商:Micrel Inc 功能描述: |
| SY87701ALZG | 功能描述:計(jì)時(shí)器和支持產(chǎn)品 3.3V Any-Rate 32-1250 Mbps CDR (I Temp, Green/28 Pin SOIC/Bulk) RoHS:否 制造商:Micrel 類型:Standard 封裝 / 箱體:SOT-23 內(nèi)部定時(shí)器數(shù)量:1 電源電壓-最大:18 V 電源電壓-最小:2.7 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
| SY87701ALZG TR | 功能描述:計(jì)時(shí)器和支持產(chǎn)品 3.3V Any-Rate 32-1250 Mbps CDR (I Temp, Green/28 pin SOIC/T+R) RoHS:否 制造商:Micrel 類型:Standard 封裝 / 箱體:SOT-23 內(nèi)部定時(shí)器數(shù)量:1 電源電壓-最大:18 V 電源電壓-最小:2.7 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
| SY87701ALZI | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V 28Mbps to 1.3Gbps AnyRate Clock and Data Recovery |
| SY87701L | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V 32-1250Mbps AnyRate CLOCK AND DATA RECOVERY Use lower-power SY87701AL for new designs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。