- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385893 > SY877021 (Micrel Semiconductor,Inc.) 3.3V 28Mbps-2.5Gbps AnyRate Clock and Data Recovery(用于數(shù)據(jù)傳輸速率為28Mbps到2.5Gbps的時鐘恢復和數(shù)據(jù)重定時電路) PDF資料下載
參數(shù)資料
| 型號： | SY877021 |
| 廠商： | Micrel Semiconductor,Inc. |
| 英文描述： | 3.3V 28Mbps-2.5Gbps AnyRate Clock and Data Recovery(用于數(shù)據(jù)傳輸速率為28Mbps到2.5Gbps的時鐘恢復和數(shù)據(jù)重定時電路) |
| 中文描述： | 3.3 28Mbps - 2.5Gbps的AnyRate時鐘和數(shù)據(jù)恢復（用于數(shù)據(jù)傳輸速率為28Mbps到2.5Gbps的的時鐘恢復和數(shù)據(jù)重定時電路） |
| 文件頁數(shù)： | 4/16頁 |
| 文件大?。?/td> | 151K |
| 代理商： | SY877021 |
PRELIMINARY
SY87702L
4
Micrel
FUNCTIONAL DESCRIPTION
Clock Recovery
Clock Recovery, as shown in the block diagram,
generates a clock that is at the same frequency as the
incoming data bit rate at the Serial Data input. The clock is
phase aligned by a PLL so that it samples the data in the
center of the data eye pattern.
The phase relationship between the edge transitions of
the data and those of the generated clock are compared by
a phase/frequency detector. Output pulses from the detector
indicate the required direction of phase correction. These
pulses are smoothed by an integral loop filter. The output of
the loop filter controls the frequency of the Voltage Controlled
Oscillator (VCO), which generates the recovered clock.
Frequency stability, without incoming data, is guaranteed
by an alternate reference input (REFCLK) that the PLL locks
onto when data is lost. If the Frequency of the incoming
signal varies by greater than approximately 1000ppm with
respect to the synthesizer frequency, the PLL will be declared
out of lock, and the PLL will lock to the multiplied frequency
of the reference clock.
The loop filter transfer function is optimized to enable the
PLL to track the jitter, yet tolerate the minimum transition
density expected in a received SONET data signal. This
transfer function yields a 30
μ
s data stream of continuous
1's or 0's for random incoming NRZ data.
The total loop dynamics of the clock recovery PLL
provides jitter tolerance which is better than the specified
tolerance in GR-253-CORE.
PIN CONFIGURATION
1
64-Pin
EPAD-TQFP
2
3
4
5
6
7
8
9
10
11
12
13
17 18 19 20 21 22 23 24 25 26 27 28 29
48
47
46
45
44
43
42
41
40
39
38
37
36
61 60 59 58 57 56 55 54 53 52 51 50 49
VCOSEL1
PLLRN+
PLLRN
–
PLLRW+
PLLRW
–
NC
VCCA
GNDA
PLLSW
–
PLLSW+
NC
PLLSN
–
PLLSN+
NC
14
15
16
35
34
33
62
63
64
30 31 32
R
NC
NC
N
V
R
–
R
G
V
G
G
N
D
N
C
G
D
D
N
TCLKC
–
TCLKC+
TCLKE
–
TCLKE+
VCCO
RCLKC
–
RCLKC+
RCLKE
–
RCLKE+
VCCO
RDOUTC
–
RDOUTC+
RDOUTE
–
RDOUTE+
ENPECL
GND
R
–
L
N
N
V
V
G
G
V
G
C
F
F
F
V
PIN NAMES
INPUTS
RDIN
±
[Serial Data Input]
–
Differential PECL
This differential input accepts the receive serial data
stream. An internal receive PLL recovers the embedded
clock (RCLK) and data (RDOUT) information. The incoming
data rate can be within one of ten frequency ranges, or can
be one of five specific frequencies, depending on the state
of the FREQSEL and VCOSEL pins. The RDIN
–
pin has an
internal 75K
resistor tied to V
CC
.
REFCLK
±
[Reference Clock]
–
Differential PECL
This input is used as the reference for the internal
frequency synthesizer and the
“
training
”
frequency for the
receiver PLL to keep it centered in the absence of data
coming in on the RDIN input. The input frequency to
REFCLK is limited to 325MHz or less, depending on the
setting on the DIVSEL signals. The REFCLK
–
pin has an
internal 75K
resistor tied to V
CC
.
CD [Carrier Detect]
–
PECL Input
This input controls the recovery function of the Receive
PLL and can be driven by the carrier detect output of optical
modules or from external transition detection circuitry. When
this input is HIGH, the input data stream (RDIN) is recovered
normally by the Receive PLL. When this input is LOW, the
data on the RDIN input will be internally forced to a constant
LOW, the data output RDOUT will remain LOW, the Link
Fault Indicator output LFIN forced LOW, and the clock
recovery PLL forced to lock onto the clock frequency
generated from REFCLK.
VCOSEL1, VCOSEL2 [VCO Select]
–
TTL Inputs
These inputs select the VCO frequency range via either
one of three wide-band PLLs, or a SONET/SDH specific
narrow-band PLL. Only the selected PLL is enabled. All
other PLL
’
s are disabled. Please refer to Table 1.
VCOSEL1
0
0
1
1
VCOSEL2
0
1
0
1
Choice
SONET/SDH
1.8 to 2.5GHz
1.25 to 1.8GHz
0.650 to 1.30GHz
Table. 1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SY88713V | 3.3V/5V 622 Mbps PECL LOW-POWER LIMITING POST AMPLIFIER W/PECL SIGNAL DETECT |
| SY88713VKC | 3.3V/5V 622 Mbps PECL LOW-POWER LIMITING POST AMPLIFIER W/PECL SIGNAL DETECT |
| SY88713VKCTR | 3.3V/5V 622 Mbps PECL LOW-POWER LIMITING POST AMPLIFIER W/PECL SIGNAL DETECT |
| SY88713VKG | 3.3V/5V 622 Mbps PECL LOW-POWER LIMITING POST AMPLIFIER W/PECL SIGNAL DETECT |
| SY88713VKGYR | 3.3V/5V 622 Mbps PECL LOW-POWER LIMITING POST AMPLIFIER W/PECL SIGNAL DETECT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SY87702L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:AnyRate? CDR |
| SY87702L_06 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V 28Mbps-2.5Gbps AnyRate CLOCK AND DATA RECOVERY |
| SY87702LHG | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V 28Mbps-2.5Gbps AnyRate CLOCK AND DATA RECOVERY |
| SY87702LHGTR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V 28Mbps-2.5Gbps AnyRate CLOCK AND DATA RECOVERY |
| SY87702LHI | 功能描述:IC CLOCK/DATA RECOVERY 64-TQFP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:AnyRate® 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
發(fā)布緊急采購，3分鐘左右您將得到回復。