- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98150 > SY89531LHZ (MICREL INC) 622.08 MHz, OTHER CLOCK GENERATOR, PQFP64 PDF資料下載
參數(shù)資料
| 型號(hào)： | SY89531LHZ |
| 廠商： | MICREL INC |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 622.08 MHz, OTHER CLOCK GENERATOR, PQFP64 |
| 封裝： | LEAD FREE, TQFP-64 |
| 文件頁(yè)數(shù)： | 16/16頁(yè) |
| 文件大小： | 105K |
| 代理商： | SY89531LHZ |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)
9
Precision Edge
SY89531L
Micrel, Inc.
M9999-010808
hbwhelp@micrel.com or (408) 955-1690
FUNCTIONAL DESCRIPTION
At the core of the SY89531L clock synthesizer is a
precision PLL driven by 14MHz to 18MHz series resonant
crystal. For users who wish to supply a TTL or LVPECL
clock input, please use the SY89536L. The PLL output is
sent to three banks of outputs. Each bank has its own
programmable frequency divider, and the design is optimized
to provide very low skew between banks, and very low
jitter.
PLL Programming and Operation
IMPORTANT: If the internal VCO will be used, VCO_SEL
must be tied LOW, and ExtVCO pins can be left
unconnected.
The internal VCO range is 600MHz to 1000MHz, and the
feedback ratio is selectable via the MSEL divider control
(M3:0 pins). The VCO_SEL pin must be tied low. The
feedback ratio can be changed without powering the chip
down. The PLL output is fed to three banks of outputs:
Bank A, Bank B, and Bank C. Banks A and C each have
two differential LVPECL output pairs. Bank B has nine
differential HSTL output pairs.
Each bank has a separate frequency divider circuit that
can be reprogrammed on the fly. The FSEL_x0:2 (where x
is A, B, or C) pins control the divider value. The FSEL
divider can be programmed in ratios from 2 to 18, and the
outputs of Banks A, B, and C can be synchronized after
programming by pulsing the OUT_SYNC pin HIGH-LOW-
HIGH. Setting a value of 000 for FSEL is an output disable
forcing the Q outputs to be LOW and the /Q outputs to be
HIGH. Doing so will decrease power consumption by
approximately 5mA per bank.
To determine the correct settings for the SY89531L follow
these steps:
1. Refer to the
“Suggested Selections for Specific
Customer Applications” section for common applications,
as well as the formula used to compute the output
frequency.
2. Determine the desired output frequency, such as
66MHz.
3. Choose a crystal frequency between 14MHz and 18MHz.
In this example, we choose 18MHz for the crystal
frequency. This results in an input/output ratio of 66/18.
4. Refer to the
“Feedback Divide Select” table and the
“Post-Divide Frequency Select” table to find values for
MSEL and FSEL such that MSEL/FSEL equals the same
66/18 ratio. In this example, values of MSEL=44 and
FSEL=12 work.
5. Make sure that XTAL (the crystal frequency) multiplied
by MSEL is between 600MHz and 1000MHz.
The user may need to experiment with different crystal
frequencies to satisfy these requirements.
ExtVCO Input Interface
The flexible ExtVCO inputs are designed to accept any
differential or single-ended input signal within 300mV above
VCC and 300mV below ground.
Do not leave unused ExtVCO inputs floating. Tie either
the true or complement inputs to ground, but not both. A
logic zero is achieved by connecting the complement input
to ground with the true input floating. For a TTL input, see
“Input Interface for ExtVCO Pins” section, Figures 5a
through 5h.
Input Levels
LVDS, CML and HSTL differential signals may be
connected directly to the ExtVCO inputs. Depending on the
actual worst case voltage seen, the minimum input voltage
swing varies.
R2
990
R2
990
R1
825
R1
825
GND
EXTVCO
VCC
/EXTVCO
Figure 1. Simplified Input Structure
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SY89534LHZ | 89534 SERIES, PLL BASED CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP64 |
| SY89534LHZTR | 89534 SERIES, PLL BASED CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP64 |
| SY89536LHZ | 89536 SERIES, PLL BASED CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP64 |
| SY89537LMHTR | 756 MHz, OTHER CLOCK GENERATOR, QCC44 |
| SY89827LHG | 89827 SERIES, LOW SKEW CLOCK DRIVER, 20 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SY89531LHZ TR | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 3.3V Programmable HSTL/LVPECL Synthesizer (Green) RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SY89531LHZTR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V, PRECISION, 33MHz to 500MHz PROGRAMMABLE LVPECL AND |
| SY89532L | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V, PRECISION, 33MHz to 500MHz PROGRAMMABLE LVPECL AND HSTL BUS CLOCK SYNTHESIZER |
| SY89532L_08 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V, PRECISION, 33MHz to 500MHz PROGRAMMABLE LVPECL AND LVDS BUS CLOCK SYNTHESIZER |
| SY89532LHC | 功能描述:IC SYNTHESIZR LVPECL/LVDS 64TQFP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:Precision Edge® 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時(shí)鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。